[Xen-changelog] [xen staging-4.12] x86/AMD: limit C1E disable family range

[patchbot@xxxxxxx]

commit 353ed67cd6b95135e2794a50a08f861941a46ff5
Author:     Jan Beulich <jbeulich@xxxxxxxx>
AuthorDate: Fri Jul 5 10:23:01 2019 +0200
Commit:     Jan Beulich <jbeulich@xxxxxxxx>
CommitDate: Fri Jul 5 10:23:01 2019 +0200

    x86/AMD: limit C1E disable family range
    
    Just like for other family values of 0x17 (see "x86/AMD: correct certain
    Fam17 checks"), commit 3157bb4e13 ("Add MSR support for various feature
    AMD processor families") made the original check for Fam11 here include
    families all the way up to Fam17. The involved MSR (0xC0010055),
    however, is fully reserved starting from Fam16, and the two bits of
    interest are reserved for Fam12 and onwards (albeit I admit I wasn't
    able to find any Fam13 doc). Restore the upper bound to be Fam11.
    
    Signed-off-by: Jan Beulich <jbeulich@xxxxxxxx>
    Acked-by: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
    master commit: 5c2926f576c9127a8d47217e0cafe00cc741c452
    master date: 2019-06-18 16:34:51 +0200
---
 xen/arch/x86/cpu/amd.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/xen/arch/x86/cpu/amd.c b/xen/arch/x86/cpu/amd.c
index b1debac1af..7144717da7 100644
--- a/xen/arch/x86/cpu/amd.c
+++ b/xen/arch/x86/cpu/amd.c
@@ -628,7 +628,7 @@ static void init_amd(struct cpuinfo_x86 *c)
 
        switch(c->x86)
        {
-       case 0xf ... 0x17:
+       case 0xf ... 0x11:
                disable_c1e(NULL);
                if (acpi_smi_cmd && (acpi_enable_value | acpi_disable_value))
                        amd_acpi_c1e_quirk = true;
--
generated by git-patchbot for /home/xen/git/xen.git#staging-4.12

_______________________________________________
Xen-changelog mailing list
Xen-changelog@xxxxxxxxxxxxxxxxxxxx
https://lists.xenproject.org/xen-changelog