[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[xen staging] xen/arm: Relax GIC version check



commit 74cbc59b9455b75cf7202ee8edf4190dad05d0b9
Author:     Vladimir Murzin <vladimir.murzin@xxxxxxx>
AuthorDate: Wed Jan 20 11:26:44 2021 +0000
Commit:     Julien Grall <jgrall@xxxxxxxxxx>
CommitDate: Wed Jan 20 17:43:33 2021 +0000

    xen/arm: Relax GIC version check
    
    Supported values are
    
    0b0000 GIC CPU interface system registers not implemented.
    
    0b0001 System register interface to versions 3.0 and 4.0 of the GIC
           CPU interface is supported.
    
    0b0011 System register interface to version 4.1 of the GIC CPU
           interface is supported.
    
    4.1 is still backward compatible with 4.0/3.0, moreover ARM ARM
    guarantees that future versions of the GIC CPU interface retain
    backwards compatible.
    
    Signed-off-by: Vladimir Murzin <vladimir.murzin@xxxxxxx>
    Reviewed-by: Bertrand Marquis <bertrand.marquis@xxxxxxx>
    Acked-by: Julien Grall <jgrall@xxxxxxxxxx>
    Release-Acked-by: Ian Jackson <ian.jackson@xxxxxxxxxxxxx>
---
 xen/include/asm-arm/cpufeature.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/xen/include/asm-arm/cpufeature.h b/xen/include/asm-arm/cpufeature.h
index 70cb67301f..9ea3970c70 100644
--- a/xen/include/asm-arm/cpufeature.h
+++ b/xen/include/asm-arm/cpufeature.h
@@ -17,7 +17,7 @@
 #define cpu_has_el3_64    (boot_cpu_feature64(el3) >= 1)
 #define cpu_has_fp        (boot_cpu_feature64(fp) < 8)
 #define cpu_has_simd      (boot_cpu_feature64(simd) < 8)
-#define cpu_has_gicv3     (boot_cpu_feature64(gic) == 1)
+#define cpu_has_gicv3     (boot_cpu_feature64(gic) >= 1)
 #endif
 
 #define cpu_feature32(c, feat)         ((c)->pfr32.feat)
--
generated by git-patchbot for /home/xen/git/xen.git#staging



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.