RE: [Xen-ia64-devel] [PATCH] Remove FORCE_CRASH from alt_itlb_miss

["Xu, Anthony" <anthony.xu@xxxxxxxxx>]

>From: Masaki Kanno
>Sent: 2006?4?25? 23:27
>To: xen-ia64-devel@xxxxxxxxxxxxxxxxxxx
>Subject: Re: [Xen-ia64-devel] [PATCH] Remove FORCE_CRASH from alt_itlb_miss
>
>Hi Anthony,
>
>Please teach me in detail.

For supporting discontinuous memory, ps in region register is always 16K,
There are two implicit parameters for itc instruction,
The other is cr.ifa indicating fault virtual address.
One is cr.itir, cr.itir.ps determine the TLB page size,
When dtlb_miss happens,
cr.itir.ps = rr.ps (now this is 16K)
But in identity mapping, we can use bigger page size to reduce tlb miss faults,
Following is pseudo code for this
    cr.itir.ps = IA64_GRANULE_SHIFT
    itc.d       // insert the TLB entry

>I applied this patch and FPSWA supporting patch to Xen and tested it.
>Because I ran LTP on dom0, and a test about a floating point succeeded,
>I sent this patch.
Your patch is correct. :-) 
>
>Best regards,
> Kan
>
>Xu, Anthony wrote:
>>One comment,
>>Since the page size of region 7 is 16K now,
>>This patch make identity mapping based on 16K.
>>Can we align with linux kernel using 16M identity mapping?
>>
>>Thanks,
>>-Anthony
>>
>>>-----Original Message-----
>>>From: xen-ia64-devel-bounces@xxxxxxxxxxxxxxxxxxx
>>>[mailto:xen-ia64-devel-bounces@xxxxxxxxxxxxxxxxxxx] On Behalf Of Masaki
>Kanno
>>>Sent: 2006?4?24? 19:39
>>>To: xen-ia64-devel@xxxxxxxxxxxxxxxxxxx
>>>Subject: [Xen-ia64-devel] [PATCH] Remove FORCE_CRASH from alt_itlb_miss
>>>
>>>Hi,
>>>
>>>This patch removed FORCE_CRASH from alt_itlb_miss handler.
>>>
>>>Signed-off-by: Masaki Kanno <kanno.masaki@xxxxxxxxxxxxxx>
>>>
>>>Best regards,
>>> Kan
>>
>
>
>_______________________________________________
>Xen-ia64-devel mailing list
>Xen-ia64-devel@xxxxxxxxxxxxxxxxxxx
>http://lists.xensource.com/xen-ia64-devel

_______________________________________________
Xen-ia64-devel mailing list
Xen-ia64-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-ia64-devel