[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Xen-ia64-devel] [PATCH] [Open GFW] Only use irq 10 and 11 for pci use.


  • To: "xen-ia64-devel" <xen-ia64-devel@xxxxxxxxxxxxxxxxxxx>
  • From: "Zhang, Xiantao" <xiantao.zhang@xxxxxxxxx>
  • Date: Tue, 25 Dec 2007 15:22:37 +0800
  • Delivery-date: Mon, 24 Dec 2007 23:24:38 -0800
  • List-id: Discussion of the ia64 port of Xen <xen-ia64-devel.lists.xensource.com>
  • Thread-index: AchGxu1DYHWn8dnRQ+2Yq6LoqRB94A==
  • Thread-topic: [PATCH] [Open GFW] Only use irq 10 and 11 for pci use.

Hi Tristan, 
This patch fixes possible failures on windows boot in some environment. 
Since current piix3 and piix4 in qemu only uses irq 10 and irq 11 for
pci irqs, so
here don't need to assign irq 5 and irq 6 for this purpose. IRQ 6 may
conflict
with the irq of legacy floppy disk controllers. 

diff -r f263d2bca359 edk2-sparse/EdkXenPkg/Dxe/XenAcpi/build.c
--- a/edk2-sparse/EdkXenPkg/Dxe/XenAcpi/build.c Wed Dec 12 02:02:32 2007
+0100
+++ b/edk2-sparse/EdkXenPkg/Dxe/XenAcpi/build.c Tue Dec 25 14:59:34 2007
+0800
@@ -33,7 +33,7 @@
 #define LSAPIC_ID(n) n
 extern int get_vcpu_nr (void);
 #define get_apic_mode() 1
-#define PCI_ISA_IRQ_MASK    0x0c60U /* ISA IRQs 5,6,10,11 are PCI
connected */
+#define PCI_ISA_IRQ_MASK    0x0c00U /* ISA IRQs 10,11 are PCI connected
*/
 #endif
 
 #define align16(sz) (((sz) + 15) & ~15)

Attachment: diff
Description: diff

_______________________________________________
Xen-ia64-devel mailing list
Xen-ia64-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-ia64-devel

 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.