Hi Keir,
For me the current unstable tree is not working
with 8 cpu and SMP dom0 on a IA32 server. I found that this patch http://xenbits.xensource.com/xen-unstable.hg?cmd=changeset;node=a0b4156cc0ce4e6495cfa316c5383ee2be81c22f
has introduced some issue. I also see same issue if I pass maxcpus=4 option in
the hypervisor command line.
After reverting the patch, SMP dom0 can boot with 8 cpus
with the 6453 release from the xen-unstable.
I see these errors while booting the SMP dom0 kernel.
NET: Registered protocol family 16
PCI: Using MMCONFIG
ACPI: Subsystem revision 20050309
ACPI: Interpreter enabled
ACPI: Using IOAPIC for interrupt routing
ACPI: PCI
Root Bridge
[TNB] (0000:00)
PCI: Probing PCI hardware (bus 00)
PCI: Ignoring BAR0-3 of IDE controller 0000:00:1f.2
(XEN)
(file=/home/nitin/repo/hariwch/latest/xen/include/asm/mm.h, line=201) Error pfn
0: rd=ffbf4a00, od=ff1a5080, caf=80000001, taf=f0000001
(XEN) DOM0: (file=mm.c, line=349) Could not get page ref for
pfn 0
(XEN) DOM0: (file=mm.c, line=2085) Could not get page for
normal update
(XEN) DOM0: (file=mm.c, line=2243) Invalid page update
command 2
(XEN) DOM0: (file=mm.c, line=349) Could not get page ref for
pfn 23d201
(XEN) DOM0: (file=mm.c, line=2085) Could not get page for
normal update
(XEN) DOM0: (file=mm.c, line=349) Could not get page ref for
pfn 693d200
(XEN) DOM0: (file=mm.c, line=2085) Could not get page for
normal update
(XEN) DOM0: (file=mm.c, line=349) Could not get page ref for
pfn 2fbf7d
(XEN) DOM0: (file=mm.c, line=2218) Could not get page for
mach->phys update
(XEN) DOM0: (file=mm.c, line=2243) Invalid page update
command 3
(XEN) DOM0: (file=mm.c, line=2243) Invalid page update
command 2
(XEN) DOM0: (file=mm.c, line=349) Could not get page ref for
pfn 28200010
(XEN) DOM0: (file=mm.c, line=2218) Could not get page for
mach->phys update
(XEN) DOM0: (file=mm.c, line=2243) Invalid page update
command 2
(XEN) DOM0: (file=mm.c, line=349) Could not get page ref for
pfn ab000000
Thanks & Regards,
Nitin
-----------------------------------------------------------------------------------
Sr Software Engineer
Open Source Technology Center, Intel Corp
