[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] Re: [Xen-devel] [PATCH 7/7] Nested VMX: Clear APIC-v control bit in vmcs02
On 09/08/13 09:49, Yang Zhang wrote: > From: Yang Zhang <yang.z.zhang@xxxxxxxxx> > > There is no vAPIC-v supporting, so mask APIC-v control bit when > constructing vmcs02. > > Signed-off-by: Yang Zhang <yang.z.zhang@xxxxxxxxx> > --- > xen/arch/x86/hvm/vmx/vvmx.c | 3 +++ > 1 files changed, 3 insertions(+), 0 deletions(-) > > diff --git a/xen/arch/x86/hvm/vmx/vvmx.c b/xen/arch/x86/hvm/vmx/vvmx.c > index 9ba169d..eed09be 100644 > --- a/xen/arch/x86/hvm/vmx/vvmx.c > +++ b/xen/arch/x86/hvm/vmx/vvmx.c > @@ -617,6 +617,8 @@ void nvmx_update_secondary_exec_control(struct vcpu *v, > shadow_cntrl = __get_vvmcs(nvcpu->nv_vvmcx, SECONDARY_VM_EXEC_CONTROL); > nvmx->ept.enabled = !!(shadow_cntrl & SECONDARY_EXEC_ENABLE_EPT); > shadow_cntrl |= host_cntrl; > + shadow_cntrl &= ~(SECONDARY_EXEC_APIC_REGISTER_VIRT | > + SECONDARY_EXEC_VIRTUAL_INTR_DELIVERY); Alignment again, but otherwise ok. ~Andrew > __vmwrite(SECONDARY_VM_EXEC_CONTROL, shadow_cntrl); > } > > @@ -627,6 +629,7 @@ static void nvmx_update_pin_control(struct vcpu *v, > unsigned long host_cntrl) > > shadow_cntrl = __get_vvmcs(nvcpu->nv_vvmcx, PIN_BASED_VM_EXEC_CONTROL); > shadow_cntrl |= host_cntrl; > + shadow_cntrl &= ~PIN_BASED_POSTED_INTERRUPT; > __vmwrite(PIN_BASED_VM_EXEC_CONTROL, shadow_cntrl); > } > _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxx http://lists.xen.org/xen-devel
|
Lists.xenproject.org is hosted with RackSpace, monitoring our |