[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] [Xen-devel] [PATCH v4 07/15] xen: arm: do not handle traps accessing CLIDR_EL1 or CCSIDR_EL1
They are trapped only with HCR_EL2.TID2 which we don't set, and in any case we handled only for 32-bit. One day we may want to trap and emulate these, but for now don't bother with the dead code. Signed-off-by: Ian Campbell <ian.campbell@xxxxxxxxxx> --- v4: New patch --- xen/arch/arm/traps.c | 18 ------------------ 1 file changed, 18 deletions(-) diff --git a/xen/arch/arm/traps.c b/xen/arch/arm/traps.c index c5ffcc5..f35b7c3 100644 --- a/xen/arch/arm/traps.c +++ b/xen/arch/arm/traps.c @@ -1564,24 +1564,6 @@ static void do_cp15_32(struct cpu_user_regs *regs, switch ( hsr.bits & HSR_CP32_REGS_MASK ) { - case HSR_CPREG32(CLIDR): - if ( !cp32.read ) - { - dprintk(XENLOG_ERR, - "attempt to write to read-only register CLIDR\n"); - domain_crash_synchronous(); - } - *r = READ_SYSREG32(CLIDR_EL1); - break; - case HSR_CPREG32(CCSIDR): - if ( !cp32.read ) - { - dprintk(XENLOG_ERR, - "attempt to write to read-only register CCSIDR\n"); - domain_crash_synchronous(); - } - *r = READ_SYSREG32(CCSIDR_EL1); - break; case HSR_CPREG32(DCCISW): if ( cp32.read ) { -- 1.7.10.4 _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxx http://lists.xen.org/xen-devel
|
Lists.xenproject.org is hosted with RackSpace, monitoring our |