[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Xen-devel] [PATCH] x86emul: VMOVNTDQA should raise #GP(0) on mis-alignment

To: Jan Beulich <JBeulich@xxxxxxxx>, xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>
From: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
Date: Fri, 27 Apr 2018 13:21:10 +0100
Cc: Juergen Gross <jgross@xxxxxxxx>
Delivery-date: Fri, 27 Apr 2018 12:21:20 +0000
List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
Openpgp: preference=signencrypt

On 27/04/18 13:10, Jan Beulich wrote:
> Commit 50b73118d5 introduced emulation of the insn without extending the
> set of opcodes requiring special alignment related #GP behavior.
>
> Signed-off-by: Jan Beulich <jbeulich@xxxxxxxx>

Acked-by: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>

_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxxx
https://lists.xenproject.org/mailman/listinfo/xen-devel

References:
- [Xen-devel] [PATCH] x86emul: VMOVNTDQA should raise #GP(0) on mis-alignment
  - From: Jan Beulich

Prev by Date: Re: [Xen-devel] [PATCH RESEND v1 1/7] x86: add a flag to enable Intel processor trace
Next by Date: Re: [Xen-devel] [PATCH RESEND v1 6/7] x86: Implement Intel Processor Trace MSRs read/write
Previous by thread: [Xen-devel] [PATCH] x86emul: VMOVNTDQA should raise #GP(0) on mis-alignment
Next by thread: Re: [Xen-devel] [PATCH] x86emul: VMOVNTDQA should raise #GP(0) on mis-alignment
Index(es):
- Date
- Thread

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.