[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] [Xen-devel] [PATCH v2 2/2] x86/AMD: limit C1E disable family range
Just like for other family values of 0x17 (see "x86/AMD: correct certain Fam17 checks"), commit 3157bb4e13 ("Add MSR support for various feature AMD processor families") made the original check for Fam11 here include families all the way up to Fam17. The involved MSR (0xC0010055), however, is fully reserved starting from Fam16, and the two bits of interest are reserved for Fam12 and onwards (albeit I admit I wasn't able to find any Fam13 doc). Restore the upper bound to be Fam11. Signed-off-by: Jan Beulich <jbeulich@xxxxxxxx> --- v2: New. --- a/xen/arch/x86/cpu/amd.c +++ b/xen/arch/x86/cpu/amd.c @@ -628,7 +628,7 @@ static void init_amd(struct cpuinfo_x86 switch(c->x86) { - case 0xf ... 0x17: + case 0xf ... 0x11: disable_c1e(NULL); if (acpi_smi_cmd && (acpi_enable_value | acpi_disable_value)) amd_acpi_c1e_quirk = true; _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxxxxxxxxx https://lists.xenproject.org/mailman/listinfo/xen-devel
|
Lists.xenproject.org is hosted with RackSpace, monitoring our |