[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Xen-devel] [PATCH v2 0/2] x86: port self-snoop related patches from Linux
- To: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Jan Beulich <JBeulich@xxxxxxxx>
- Date: Fri, 19 Jul 2019 10:25:35 +0000
- Accept-language: en-US
- Arc-authentication-results: i=1; mx.microsoft.com 1;spf=pass smtp.mailfrom=suse.com;dmarc=pass action=none header.from=suse.com;dkim=pass header.d=suse.com;arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=o7Fahs33I7eWZ5xhaETOj2uwvsx5JyU/d88qFO8+lz0=; b=SFNPved7zsyWaD51g5H1nlGvnQXgNijstIHxr0PQvWXI+q0IOF7GJ6mCeCDd2y7rkzycsTc5D+g2kFalCnmmGvQ5o9DnN0Vysntu4h5btoCXNNC1x0kH6Rdth92zYsxARl+l3nQjStcovoFgStZVOCA0JJ4oDjrRg6I2TL7lCi+Ro6i10cUbXSj2iTKFSo7OIw+/wVOg24VnGVHtlG2dshOD1/Sie0gYa29VC8V+PG1SFrtYfywYytBQEvHc4xfEd3ObHxvGs9UHJuq3/PEEdmkhInl0D/P7GJibcdz5bL+BVuguActTEBKg4Oteh/tZbU0Yj0YymR1DwA5etxf1cA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=MLeg1jinOfdcb0kaWzh8tyMdCahxmJlAN2e9DugfQHKU2PvFDPTFaL5COevYaDJsni+QwQvIKioO12ROXuXuLXw9zTF71S0E4r8CdcrUGs52qMU92uN2K8k+OoiX1nMuwr4nBmo/fSXADTpP1rCsVNeI8VKkR2u+s38JNCAP8sABqOteoMl62gPsCl2DlwXrCHjufxIH7Xh0nfPyLsAv95x56PCFma6a8sG19ZKh98uKAd5euC/xJk5tx+e+7ZCO+pOhGRZPXvwZ+xootMmicDuUYJvL3zFm6momLBSANTNEa/3VP0iU8hn5iuj7eyj+8rdhi4FSpvQQBkpixVUb8g==
- Authentication-results: spf=none (sender IP is ) smtp.mailfrom=JBeulich@xxxxxxxx;
- Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Delivery-date: Fri, 19 Jul 2019 10:26:35 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Thread-index: AQHVPhxNnJNJs28bvUi97D6rDr2HNA==
- Thread-topic: [PATCH v2 0/2] x86: port self-snoop related patches from Linux
Andrew had spotted these going in there, and we clearly want them
too.
1: x86/cpu/intel: Clear cache self-snoop capability in CPUs with known errata
2: x86/mtrr: Skip cache flushes on CPUs with cache self-snooping
Jan
_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxxx
https://lists.xenproject.org/mailman/listinfo/xen-devel
|
