[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Xen-devel] [PATCH 7/7] xen/arm: types: Specify the zero padding in the definition of PRIregister
- To: Julien Grall <julien.grall@xxxxxxx>
- From: Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
- Date: Fri, 26 Jul 2019 17:05:33 +0000
- Accept-language: en-US
- Arc-authentication-results: i=1; mx.microsoft.com 1;spf=pass smtp.mailfrom=epam.com;dmarc=pass action=none header.from=epam.com;dkim=pass header.d=epam.com;arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JXnOBv4ltfNOELn+0eR6ouBz2CvuT7iZRI4Jn38KX0c=; b=b+5uq/eIduBzCSnvHVPrReWWvrOs42tS6L2PZSfZ0ARAT/ZlpRtcf7HClWpLhn+irqpMa67LQv4bg53pqe9xBy24owGAQtk/kfH2txj9C8njr5T8kp3ttBuoVC36/unBSuSpJLtaUsf+E5mpdKYAl5fNmrZNCPZUP0OKxvgIfsRwa6YCLEBISFLE+dBdxeMjGmAKnEDrnKjrJF3ezOcy6AXdEljOxmqhWpcHK+LOfm7eODGjQ4jfLaHF7WHYy24tDFLktJFDleu0QGbwcPBSJ7577ZTr7X42oln+B3pKcYjTTJBmMXF9hRjIktKWztMNUzmpmXtaHHBRFRpE/SYUng==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=OYgw23qg6DfbA8ILkQSe6QTGz0BU1GOfipDxCOcom1e1YM6fEXkEVgiw/HPsYxpb8TVB2F5XBplUqi3BRoWMENWb0REHeSem/Pw75bFw9oSzFY9B4n+NnLh1qNq24ogcs/9TLtCHd1uE90YxY0xAzImQ2aFu3z0kuKfBCS9kLa25T03zwH1ff6G+NSMEAHAQAHxP3muwygTavBag+Nz5JDA6dz6E6jsMBHRdGrvFeDmIh+GGQkmYKmkdXA0s92emDVevsOmk+GKWPI0MQyhu/xzAO8DIshtOzUtq37dNjW8uSoNkM+GDP4/O3wkPqs3TGCYL0SamHnxSwMu6QqjDgw==
- Authentication-results: spf=none (sender IP is ) smtp.mailfrom=Volodymyr_Babchuk@xxxxxxxx;
- Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
- Delivery-date: Fri, 26 Jul 2019 17:05:48 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Thread-index: AQHVQZ6lXvwm3o0b10iCA+aCZUR7cabc/YkAgAAn5AA=
- Thread-topic: [PATCH 7/7] xen/arm: types: Specify the zero padding in the definition of PRIregister
Julien Grall writes:
> On 23/07/2019 22:35, Julien Grall wrote:
>> The definition of PRIregister varies between Arm32 and Arm64 (32-bit vs
>> 64-bit). However, some of the users uses the wrong padding.
>>
>> For more consistency, the padding is now moved into the PRIregister and
>> varies depending on the architecture.
>
> Below a suggested new commit message:
>
> "The definition of PRIregister varies between Arm32 and Arm64 (32-bit vs
> 64-bit). However, some of the users uses the wrong padding and others are
> not using padding at all.
>
> For more consistency, the padding is now moved into the PRIregister and
> varies depending on the architecture."
With this commit message:
Reviewed-by: Volodymyr Babchuk <volodymyr_babchuk@xxxxxxxx>
--
Volodymyr Babchuk at EPAM
_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxxx
https://lists.xenproject.org/mailman/listinfo/xen-devel
|
