[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH] xen/arm: Add workaround for Cortex-A55 erratum #1530923
- To: Julien Grall <julien@xxxxxxx>
- From: Bertrand Marquis <Bertrand.Marquis@xxxxxxx>
- Date: Wed, 25 Nov 2020 12:02:00 +0000
- Accept-language: en-GB, en-US
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=66bNHCUSp1na50mlvQ0gb3LddztgjRpB4XfrDIKnsr4=; b=GTk8yf/tCJZcbdvuD+0ehViBrInx8cL7GRoYUDxV02rxGy0Fb/iEGbdscTK4ULYsfHq5RK/D35G8WDwJJwXBCoIKQkjbEowDSIYu6JP8ixcu7aqmLY7BOlglhUXI49gFNt6czG6YlJy/+9nHrwCf8i45aL6w+zv/MqnJY2EYwLbImVywEcfU/GevDtj2iorJBAeX4JLFCVHWVaZpZFzaxCdUWE9Hq2eTnhGlOEJ494psHbwg8Iuc67IPmYLtp0gXjQ8JCCVLn5Tx8c1laV3p9C1ErVyghaCGlyUamx/17N5m2VW+ULcEo4Yqj1cWfACqvOn9BxGjuiC5qQEVH0N52g==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Sqr1ppsQANHInChesDhTTcOELIWE3wuqhVG0dhycOCmEelT85w/LGEOLL1Hw3VKUQiyV+3x0PnEIabVuhoVlu+O/EslgZP6ymicYflXCPvq6+ZlTPk95hxuG7EbeZ61HjM5Zy64t2GF7z54ic2zjfskxMlHloafT3mzf2frYTWPuGdlKMDCwzJhVyk/+FP+XYFQdh/h9PT/k9xqXirqpIiZe0axc3uOv/aIMxmTWHMy0pXkJczkeCQs3Jjlg11oveg1+ZsRvPTItJSaZqa0m8Maxi1aR9uDXulgaTOJjaYtEbkF+2rnBJX8HgLZH7GMrWOK/bMzq6n9r/IZuoPelNw==
- Authentication-results-original: xen.org; dkim=none (message not signed) header.d=none;xen.org; dmarc=none action=none header.from=arm.com;
- Cc: Stefano Stabellini <sstabellini@xxxxxxxxxx>, Rahul Singh <Rahul.Singh@xxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
- Delivery-date: Wed, 25 Nov 2020 12:02:15 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Nodisclaimer: true
- Original-authentication-results: xen.org; dkim=none (message not signed) header.d=none;xen.org; dmarc=none action=none header.from=arm.com;
- Thread-index: AQHWwlLLNjr+48XzOEqJDwYwnQ/h+6nXSiYAgABEOYCAASjCgIAACceA
- Thread-topic: [PATCH] xen/arm: Add workaround for Cortex-A55 erratum #1530923
> On 25 Nov 2020, at 11:26, Julien Grall <julien@xxxxxxx> wrote:
>
>
>
> On 24/11/2020 17:44, Stefano Stabellini wrote:
>> On Tue, 24 Nov 2020, Rahul Singh wrote:
>>>> On 24 Nov 2020, at 11:12 am, Bertrand Marquis <Bertrand.Marquis@xxxxxxx>
>>>> wrote:
>>>>
>>>> On the Cortex A55, TLB entries can be allocated by a speculative AT
>>>> instruction. If this is happening during a guest context switch with an
>>>> inconsistent page table state in the guest, TLBs with wrong values might
>>>> be allocated.
>>>> The ARM64_WORKAROUND_AT_SPECULATE workaround is used as for erratum
>>>> 1165522 on Cortex A76 or Neoverse N1.
>>>>
>>>> This change is also introducing the MIDR identifier for the Cortex-A55.
>>>>
>>>> Signed-off-by: Bertrand Marquis <bertrand.marquis@xxxxxxx>
>>>
>>> Reviewed-by: Rahul Singh <rahul.singh@xxxxxxx>
>> Reviewed-by: Stefano Stabellini <sstabellini@xxxxxxxxxx>
>
> Acked-by: Julien Grall <jgrall@xxxxxxxxxx>
>
> And committed.
Thanks :-)
Cheers
Bertrand
>
> Cheers,
>
> --
> Julien Grall
|
