[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH 2/5] x86/vPCI: check address in vpci_msi_update()
- To: Jan Beulich <jbeulich@xxxxxxxx>
- From: Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Date: Mon, 28 Dec 2020 18:36:04 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=tB5KzQ/YTpz1EEGjQeYGZ8TPCf6ZJ/WJbLG95HlIKHo=; b=BsV82hAiE5L/44Cexb1b09N3YP+eZSvsgnVDA+GqYy2cp0KL0cLWUN1VDXkQMPFI11ARHzqMWl4jCYTQrsYxkWSUJxqZnn4o3DH3iVyQw0nCxhPkgTBOWRCDTWB0IZg5ilxTJEI2eMh6IFUalcsXYepOo7wdv6pDrCwDZka1hOw6u6hgfVG0r0t/+QfoN0yBQc8mInn5EIdOm1DiP1kYN7mgq/HZUbdqcDMbKmeIzGSZF7CmMIBNG4H5fzWm/InMGOEHNyRKjRYmbuk+BeaSkEdT1iDv/Ph6FHWf+I4GQn8qX221osWsdFtctTe+vRB3gl0Qbv5Q8AOZsccIcf/g5Q==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=buTpgg4ljyIp9fQa9MgR+Ouj4eDut1LQw8ZeysLI4uRgIqNnN5pB4tQct5gDCuCH+tBGQyYXRTfuyPfo+x4xbD5UlLUvd+rbRsDUfrpKN1iCvoQtoXAEY4bKBQWYDwvxtpbrCdPrBJvQkWTsLEdzNDpTPYPLB/+Yji5AriuDfNXv1I/X5nTXh06Bu3x8Fdy7ZqnlQ5ljCqBy2V24Ye9q2hjsWwOnPvCCBnHDUyHppAC0Isd8NNECQNZfJDt3G5jjw5pO8dXoPcQPy/sk0xK/D5bFq6Dqth4s80PbIP+HDuhHhsJAg08IrhGFnYGiMSwLDXTiHroueH8FgwVoBuNr3Q==
- Authentication-results: esa6.hc3370-68.iphmx.com; dkim=pass (signature verified) header.i=@citrix.onmicrosoft.com
- Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>
- Delivery-date: Mon, 28 Dec 2020 17:36:34 +0000
- Ironport-sdr: iZZMybsebBGpYj3it6sFUzmyytv5jgcV71DuVfLw4rV1tSW9qF6zCtQtx5aeGsj68OVa8jNfcQ sfHx3VTlYeuVjV9IskrRqXWjArzQWuqetjYomgKPevf3ZT462oQ8SgSonzN//ZpX1yhASsLWrj CqjPvzq0GAr6GUw3iEq21q8EhlKKR7AwPKs2fkK9ujC69mly643QBLskkEy5bI15zJ9hHuZxIs FDiUbeFgmuEFVAMk9+orbodwPSXwJ0csDWPEmhai+Y4D63d4sbn3UB9215U+4giAqL2UND7RfM QyU=
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On Mon, Dec 07, 2020 at 11:37:22AM +0100, Jan Beulich wrote:
> If the upper address bits don't match the interrupt delivery address
> space window, entirely different behavior would need to be implemented.
> Refuse such requests for the time being.
>
> Replace adjacent hard tabs while introducing MSI_ADDR_BASE_MASK.
>
> Signed-off-by: Jan Beulich <jbeulich@xxxxxxxx>
Reviewed-by: Roger Pau Monné <roger.pau@xxxxxxxxxx>
Thanks, Roger.
|
