[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 2/3] x86/tsx: Minor cleanup and improvements


  • To: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
  • From: Roger Pau Monné <roger.pau@xxxxxxxxxx>
  • Date: Thu, 27 May 2021 17:40:45 +0200
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=jGS0i3j5KxQRKnYVwmu8glWVhBWkGHgIz7u58zE0TX4=; b=VFdtl9grLaJ+cTNtH/pTpaA1jJv5G7GXT/w/Ho+ueSDgHIkHm6crixvIqmVdWN5zOPpDWolrTtp38cBpe9ugSP7UunNjPJ9tPymbJLCSjmIMTSQ3NQxzpuN/p7MiyHMkEvb26xMInES6oLz1HZE1ZBwJZrBxywLxd9c99eQ3w9gf1jetRpyi48W7Xo4275qmpS/ZVN/GFxYKKplcV/eCSAaWZgwA65gwVSp598vooOxvnTPlv7MnCPIlkBsU0RQWtI4YwWD+sfCrIM9l0PncvhIDqRC++h14aDxd76+xelWZKxgrBVlhfPiaysQkKxHlQpMs1/9G+w5fzg8qnvbllQ==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=f7l4xoiwFvirQgwxq4NacCWnkxHExWjye98V3oFjJyqJbbiyMQsp3OIhaUl2yF75rQMdWkAFPeeO4DdnOCnA0IYVkcqWiF1ZudBts3dUCvxGmC+DBP8G4dBpGS7yYhVdYZ8g9dUtYGDkXe4rTvi3hn0IQWDF+16jsTXtkKuqHDD2pgl/q0rf2Ol2737RliXznU2QwfoNbowhbN3UjmC1ypgRi72iKbWN/kllj3mHeB/3cNuwt6mfRdocn2PY+yuuKJtldW+UnXCHaJB9Fhaj55PpN9Xe+Y0lR0oykHmYnmI2ekAc6nO/k7OJ95ASjyf0NO0rqzZmYvIgEy07GpjtdA==
  • Authentication-results: esa3.hc3370-68.iphmx.com; dkim=pass (signature verified) header.i=@citrix.onmicrosoft.com
  • Cc: Xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Jan Beulich <JBeulich@xxxxxxxx>, Wei Liu <wl@xxxxxxx>
  • Delivery-date: Thu, 27 May 2021 15:41:13 +0000
  • Ironport-hdrordr: A9a23:SnJvXq4OpyC8hn3luQPXwDLXdLJyesId70hD6qkQc3FomwKj9/ xG/c5rsSMc7Qx6ZJhOo7+90cW7L080lqQFhLX5X43SPzUO0VHARO1fBOPZqAEIcBeOlNK1u5 0AT0B/YueAcGSTj6zBkXWF+wBL+qj5zEiq792usUuEVWtRGsZdB58SMHfhLqVxLjM2Y6YRJd 6nyedsgSGvQngTZtTTPAh+YwCSz+e77a4PeHQ9dmYa1DU=
  • Ironport-sdr: Aq6eVXiFxeQhFCBoEuDV8t1lfnNS8UwD6tBBR+OcUjAcBiassUOn+C2qBlyX58t90ZyEj4tadb QD+5R5AL8W/knSWmHwhWjJPPOVVxihVGkFUZpKuSxHEc7pLj4SjpBzqGwk2IarR+drTxFyL3v/ I/z6VzBi9qttlZmoijUwi5h+Ve29cUhxpM8xWAtkHzMQ+/m6Mnk/YskMO3pSA8OyHdRo4nsi6o lxscjJZDpWxphU8jdG/sZQ7N1NCwvvUvly0HRTXLu3uWCQpG3ItGo0V/BHc2HtTgaJ93x368HH xhw=
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On Thu, May 27, 2021 at 02:25:18PM +0100, Andrew Cooper wrote:
>  * Introduce cpu_has_arch_caps and replace boot_cpu_has(X86_FEATURE_ARCH_CAPS)
>  * Read CPUID data into the appropriate boot_cpu_data.x86_capability[]
>    element, as subsequent changes are going to need more cpu_has_* logic.
>  * Use the hi/lo MSR helpers, which substantially improves code generation.
> 
> No practical change.
> 
> Signed-off-by: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>

Reviewed-by: Roger Pau Monné <roger.pau@xxxxxxxxxx>

Thanks, Roger.



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.