[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 0/3] x86/ept: force WB to foreign and grant mappings
- To: <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Roger Pau Monne <roger.pau@xxxxxxxxxx>
- Date: Fri, 28 May 2021 19:39:32 +0200
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=qFYCEX5tVKfuG4zjygC3ffVJw++0wA2LgWtWO7+wEEM=; b=gvDWsVffGYvMYr+OlJJCWveTIeK4skACKWASYO+PMdmI2WKq3pziAlbTc2bWOVhF7Ftb7qRe/qxIC56H3qRJmGza1JH2uMsWDeijATLPSOqZQ4fTyBVhdMLSXuKZhJMV36xUAEGo2oxHtucrSfp4FtP1b9nfO2knVYgfuhcqPkd1QWpgzF7EQXWhx9hlNeTNKTDviZqKoRNM9fU0d3RkrKVsrsDgiRJ/eQSAXVDC4oxY6Yc2LWKNSRegUVTWVW0Hj05ydMUCB4jTmtz8+jXZadSTsHsWnKhfuEYosE+yAYSxTVYoqQAUzxwWLtb82qPEYRP1yWvBbn2JI/DPJkdGjg==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=cq9n60GHK/TrsJYLnUf21bTbKmbkIezdlsm4rp3aLhIKVF2JKls0xNK4uR5ntfhU49t9P/H6PkGpQUnO0kAicia8STHkTvs3zV4+xeEsgUUiWA/JeNu2DmALNQSq5ammTjW0IerCzr/IVJIUDzuP/EdYDo81mVFpKeErawVZihh9mvfTsy1jlnZpNLNs9N2ZjocJvYTo2VVy/p4tG2hGqJ7gRCm4dlPRPBNWsEtzfguKdJr6jrbVFreDmG/Wwv7n48IHF6OsrUXqGgLQp+5Hg85z0wbjAJdmOzd2Ovze2IG3+bFKAVFB7pWEUSOfzbIqkSQn++IH3sm0gaPTIzw3iQ==
- Authentication-results: esa4.hc3370-68.iphmx.com; dkim=pass (signature verified) header.i=@citrix.onmicrosoft.com
- Cc: Roger Pau Monne <roger.pau@xxxxxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Jun Nakajima <jun.nakajima@xxxxxxxxx>, Kevin Tian <kevin.tian@xxxxxxxxx>, George Dunlap <george.dunlap@xxxxxxxxxx>
- Delivery-date: Fri, 28 May 2021 17:39:58 +0000
- Ironport-hdrordr: A9a23:5wR76av03py60ZZwBHc0K/aR7skCK4Mji2hC6mlwRA09TyXBrb HWoB1p726NtN9xYgBUpTnkAsO9qBznhPtICOUqU4tKGTOW3ldAT7sSmbcKoQeQfxEWn9Q1vc wMH8dD4Z/LfD9HZK3BgDVQZuxQouVvh5rY5ts2oU0NceggUdAa0+4wMHfgLmRGADBcA5w3DZ yd4dcCiQaBVB0sH7KGL0hAZvPEodLTkpLgfFohPD4IrCezrR7A0s+ML/CjtC1uGw+nBY1SuF QtvTaJm5lK6ZyAu2PhP0y/1eUopDOgp+EzdfBlxKUuW0XRYrTEXvUeZ5SS+C0wqPuirE0nis XIvn4bTrdOwmKUY2W8uxeoxAX6yjYp7BbZuC2lvUc=
- Ironport-sdr: drCTXFmKwDD3qPKHW77HJ5YBDDWOCXK+qFfQhvsio+QDX5w1LRBR/FuEmKIh6Oa3+ZYRoHrWPv Sara1o6jG/SkrMIQ5jqsGELvwK7z3QqqgZlYrnt5Xv7Sqa1CFMMGXfdD+aL9twWLQOIkXcL5+O 7gPHcRflczF9jcquYIwg75wQTpLEY6pzts9D0811EdbY/qkJotkUna+WqWYrj4Y38dKg2ec2+S 6squxvXCTP/8Iyoyj+3gSeWvnkVuhHLS+MFhgEyGnVJLKwmLck6boEBA/PG9uUTYd98FTtF4yW PcA=
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
Hello,
The aim of this series is to force the cache attribute of foreign and
grant mappings to WB for HVM/PVH guests. This is required because those
mappings will be likely be using unpopulated memory ranges in the p2m,
and those are usually UC in the MTRR state.
Having the guest set the correct MTRR attributes is also unlikely,
because the number of MTRR ranges is finite.
Roger Pau Monne (3):
x86/mtrr: remove stale function prototype
x86/mtrr: move epte_get_entry_emt to p2m-ept.c
x86/ept: force WB cache attributes for grant and foreign maps
xen/arch/x86/hvm/mtrr.c | 107 +---------------------
xen/arch/x86/hvm/vmx/vmx.c | 6 +-
xen/arch/x86/mm/p2m-ept.c | 145 ++++++++++++++++++++++++++++--
xen/include/asm-x86/hvm/vmx/vmx.h | 2 +
xen/include/asm-x86/mtrr.h | 7 +-
5 files changed, 147 insertions(+), 120 deletions(-)
--
2.31.1
|
