[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: Arch-neutral name for hardware interrupt support


  • To: Alistair Francis <alistair23@xxxxxxxxx>
  • From: Bertrand Marquis <Bertrand.Marquis@xxxxxxx>
  • Date: Tue, 2 Nov 2021 08:38:38 +0000
  • Accept-language: en-GB, en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=isW9+9ZxDZibsxmW7vgPBrV1AfwLdCpm2hqLIMFXPDA=; b=CAoO+GHjX77iEX0+IGYKv2yFmbHPm4uLvfGLz33uvJeKCJr4sK7BJkM3Vsb9Wkee6tJZonhK/b9Uic5Q+rfAdefSu3ZQ5WU/wvxQXI2ULFVCF/Ha3mWPosylJKy+auPZUnV8GuzTHztwWHqo9SfN1VzZrRxUHcxg5n/OgF/0pmZneq1ADPVD3SLTl0QHOoB7+csnSdgMit7W5fg5XSfFl8t6jSt3l2Tbj3ciPZ8tJtijvlmTelyI2XnrZ35ZagFGmpkTJYyPPccL26sOViBsAK2FyDOl6mNt+IYk7Ddo5YFOvbsYaXr3bcc35GLXQ61bQCsgeDKRZfq8Ocgs1Y8UJA==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=NNDlwZ8sxnet+ikU3eX45CmFcCqMteFq7iC685ssYfNtPMQFcoBht7v3gevlXax83bEoAqw6++xUTozCODVfDEAqWMyhiQIJQCpu3z+YmF6NKl0kUYJAsCj7ziFVNNWuUPeq/hoBx/rg6ScbZY+rrzVz0zbKtf5asWFK7tqHzmDD+mEmnRhHA1jkagQNwQbljiuVkeEumVqt4wtLRlUzQu+7qKJiGE8m86MNNDTFrsUgp8JeU8QnJzNa6+achQVP8JPhyqwU1Nzjr8h/bovTz842Sc6W0q42YzhB19VxlgSo9VowKr/WwAgRSmFbDvxdatKjuIZy9UbpK7pt1HW3Xg==
  • Authentication-results-original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
  • Cc: Stefano Stabellini <sstabellini@xxxxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>, Wei Liu <wl@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>, Jane Malalane <jane.malalane@xxxxxxxxxx>, Bobby Eshleman <bobbyeshleman@xxxxxxxxx>, Alistair Francis <alistair.francis@xxxxxxx>, Connor Davis <connojdavis@xxxxxxxxx>
  • Delivery-date: Tue, 02 Nov 2021 08:39:21 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Nodisclaimer: true
  • Original-authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
  • Thread-index: AQHXzw4CySYNKRokyE67QZNrnOsNdavvITCAgACzv4CAABcDgA==
  • Thread-topic: Arch-neutral name for hardware interrupt support

Hi,

> On 2 Nov 2021, at 07:16, Alistair Francis <alistair23@xxxxxxxxx> wrote:
> 
> On Tue, Nov 2, 2021 at 6:33 AM Stefano Stabellini
> <sstabellini@xxxxxxxxxx> wrote:
>> 
>> +Bertrand
>> 
>> On Mon, 1 Nov 2021, Andrew Cooper wrote:
>>> Hello,
>>> 
>>> On ARM, the GIC is a hard prerequisite for VMs.
>>> 
>>> I can't remember what the state of RISCV is, but IIRC there is still
>>> some debate over how interrupts are expected to work under virt.
> 
> We are getting there, the current draft is pretty stable:
> https://github.com/riscv/riscv-aia/
> 
>>> 
>>> On x86, the story is very different.  PV have no hardware assistance,
>>> while HVM hardware assistance depends on hardware support.  Therefore we
>>> want to introduce a new CDF flag so we can control the setting per
>>> domain, rather than globally as it is done now.
>>> 
>>> This brings us to the question of what a suitable architecture name
>>> would be.
>>> 
>>> Hardware Virtual Interrupts is a little too close to Hardware Virtual
>>> (Machine) Introspection, and Hardware Assisted Interrupts (mirroring
>>> HAP) doesn't seem great either.
>>> 
>>> Thoughts / ideas / suggestions?
>> 
>> Maybe "hardware-enabled virtualized interrupts"
> 
> hardware-supported virtualised interrupts (HSV Interrupts)

Both propositions are ok I think but I have a preference for supported.

Cheers
Bertrand

> 
> Alistair




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.