[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH for-4.16 2/2] CHANGELOG: add missing entries for work during the 4.16 release cycle
- To: Julien Grall <julien@xxxxxxx>
- From: Bertrand Marquis <Bertrand.Marquis@xxxxxxx>
- Date: Thu, 18 Nov 2021 15:06:34 +0000
- Accept-language: en-GB, en-US
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ioVsnUZhMcuaw2BYK1lDBbcuFXgNuYB9H11k+0m6+Xg=; b=IcGVGL3IRmxZuQwA2Ne2DAA5hwqMmsaE4JsshlmqDrcUKewjRxYPGb6U9y5H+kCAkwds6iDrnPN1kNFS9Gd1WbOChhWXeFRkdV8VRj+jkpdEf1ORuQIPa8yuDMf5mBhr4n3CXTTWhMtR4WrN2DNBDSzfIkqz+cTfTZvAB3+OkNBDYFRzrsi4uWzaRlIoAuaKZp/7UoFYh3u11DpCx3I66MO3RxpMk6H42E6WMhXiBfcRf0wtlIi7zg0z+wmIqC0dfplNrBdQE7uUPezA/4kCzZl5pE1xpJrKHFoetBafRz6YKHeNx0niqC3VzXp9t9G0wghM43QzeMdB7oAG4GzsNA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=E8vcOAtQHEX3j2KEFjziDaXS73G6pdZK8VidRh16y14jfczJubH4NeQw0TFXeMrG8GEC3xoQ2XLj6Z0btGmDecfUs4BL4JQq7X2rOrdh92wrtztW0pg0VYZikARQl0DGVBwxFHusZQ8uHKmklj2s5nEkF85Wx5zc9LD06U2tt92xs7M2F/GQkLYgS99zDNHmg+mxfIxdfokZETPMtFJEHRnWTgotSJhhuvoQdSENkEBE6hRHjlgrQdvbCBDqusGBvptoaaejrcAf2fq8SMqKG5988TzyzkIMRCWCapnW539zD3pNdSntEbNK4NKntGRoKMEwQVKiMIk3ZVnIx0P1IA==
- Authentication-results-original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Cc: Roger Pau Monné <roger.pau@xxxxxxxxxx>, Xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Alistair Francis <alistair.francis@xxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Anthony PERARD <anthony.perard@xxxxxxxxxx>, Bob Eshleman <bobbyeshleman@xxxxxxxxx>, Christian Lindig <christian.lindig@xxxxxxxxxx>, Christopher Clark <christopher.w.clark@xxxxxxxxx>, Daniel De Graaf <dgdegra@xxxxxxxxxxxxx>, Dario Faggioli <dfaggioli@xxxxxxxx>, David Scott <dave@xxxxxxxxxx>, Doug Goldstein <cardoe@xxxxxxxxxx>, Elena Ufimtseva <elena.ufimtseva@xxxxxxxxxx>, George Dunlap <george.dunlap@xxxxxxxxxx>, Ian Jackson <iwj@xxxxxxxxxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>, Josh Whitehead <josh.whitehead@xxxxxxxxxxxxxxx>, Juergen Gross <jgross@xxxxxxxx>, Jun Nakajima <jun.nakajima@xxxxxxxxx>, Kevin Tian <kevin.tian@xxxxxxxxx>, Konrad Rzeszutek Wilk <konrad.wilk@xxxxxxxxxx>, Marek Marczykowski-Górecki <marmarek@xxxxxxxxxxxxxxxxxxxxxx>, Meng Xu <mengxu@xxxxxxxxxxxxx>, Nick Rosbrook <rosbrookn@xxxxxxxxxxxx>, Paul Durrant <paul@xxxxxxx>, Rahul Singh <Rahul.Singh@xxxxxxx>, Ross Lagerwall <ross.lagerwall@xxxxxxxxxx>, Samuel Thibault <samuel.thibault@xxxxxxxxxxxx>, Shriram Rajagopalan <rshriram@xxxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Stewart Hildebrand <stewart.hildebrand@xxxxxxxxxxxxxxx>, Tamas K Lengyel <tamas@xxxxxxxxxxxxx>, Tim Deegan <tim@xxxxxxx>, Volodymyr Babchuk <volodymyr_babchuk@xxxxxxxx>, Wei Liu <wl@xxxxxxx>, Community Manager <community.manager@xxxxxxxxxxxxxx>
- Delivery-date: Thu, 18 Nov 2021 15:07:38 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Nodisclaimer: true
- Original-authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Thread-index: AQHX25ke11bcLw+u/U2iOGdMJWqiNawHwc0AgAE8BwCAABFigIAACimAgAAKTgCAAAP5gIAAPOaA
- Thread-topic: [PATCH for-4.16 2/2] CHANGELOG: add missing entries for work during the 4.16 release cycle
> On 18 Nov 2021, at 11:28, Julien Grall <julien@xxxxxxx> wrote:
>
>
>
> On 18/11/2021 11:14, Bertrand Marquis wrote:
>> Hi Roger,
>>> On 18 Nov 2021, at 10:37, Roger Pau Monné <roger.pau@xxxxxxxxxx> wrote:
>>>
>>> On Thu, Nov 18, 2021 at 10:01:08AM +0000, Bertrand Marquis wrote:
>>>> Hi Roger,
>>>>
>>>>
>>>>> On 18 Nov 2021, at 08:58, Roger Pau Monné <roger.pau@xxxxxxxxxx> wrote:
>>>>>
>>>>> On Wed, Nov 17, 2021 at 02:07:50PM +0000, Bertrand Marquis wrote:
>>>>>> Hi Roger,
>>>>>>
>>>>>>> On 17 Nov 2021, at 09:53, Roger Pau Monne <roger.pau@xxxxxxxxxx> wrote:
>>>>>>>
>>>>>>> Document some of the relevant changes during the 4.16 release cycle,
>>>>>>> likely more entries are missing.
>>>>>>>
>>>>>>> Signed-off-by: Roger Pau Monné <roger.pau@xxxxxxxxxx>
>>>>>>> ---
>>>>>>> CHANGELOG.md | 11 +++++++++++
>>>>>>> 1 file changed, 11 insertions(+)
>>>>>>>
>>>>>>> diff --git a/CHANGELOG.md b/CHANGELOG.md
>>>>>>> index ad1a8c2bc2..8b0bdd9cf0 100644
>>>>>>> --- a/CHANGELOG.md
>>>>>>> +++ b/CHANGELOG.md
>>>>>>> @@ -21,6 +21,17 @@ The format is based on [Keep a
>>>>>>> Changelog](https://keepachangelog.com/en/1.0.0/)
>>>>>>> - qemu-traditional based device models (both, qemu-traditional and
>>>>>>> ioemu-stubdom) will
>>>>>>> no longer be built per default. In order to be able to use those,
>>>>>>> configure needs to
>>>>>>> be called with "--enable-qemu-traditional" as parameter.
>>>>>>> + - Fixes for credit2 scheduler stability in corner case conditions.
>>>>>>> + - Ongoing improvements in the hypervisor build system.
>>>>>>> + - vtpmmgr miscellaneous fixes in preparation for TPM 2.0 support.
>>>>>>> + - 32bit PV guests only supported in shim mode.
>>>>>>> + - Improved PVH dom0 debug key handling.
>>>>>>> + - Fix booting on some Intel systems without a PIT (i8254).
>>>>>>
>>>>>> Missing:
>>>>>> - cpu ID sanitization on arm64
>>>>>> - fix 32/64bit vreg emulation on arm64
>>>>>
>>>>> Can I get a bit more information about those items? Just a pointer to
>>>>> the commit messages would be helpful so that I can try to write a more
>>>>> comprehensive entry (or maybe it's just me not knowing anything about
>>>>> Arm that fails to understand it).
>>>>
>>>> I agree, the text is not quite clear, I will try to come with a better one.
>>>> In the meantime here is are links to the series:
>>>> https://patchwork.kernel.org/project/xen-devel/list/?series=535805&state=*
>>>> https://patchwork.kernel.org/project/xen-devel/list/?series=477151&archive=both
>>>
>>> Thanks. I've added:
>>>
>>> - CPU feature leveling on arm64 platform with heterogeneous cores.
>> Yes
>>> - Handle register accesses as 32/64bit on Arm depending on the processor
>>> bitness.
>> I would say:
>> - Fix coprocessor register accesses on Arm to use the proper 32/64bit access
>> size.
>
> I would suggest s/coprocessor/system/ because the changes was targeting arm64.
Agree
Cheers
Bertrand
>
> Cheers,
>
> --
> Julien Grall
|