[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

About support for memory event on AMD CPUs


  • To: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: YAN Untitled <yanluyi2010@xxxxxxxxxxx>
  • Date: Tue, 23 Nov 2021 17:14:59 +0000
  • Accept-language: zh-CN, en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=none; dmarc=none; dkim=none; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ZPu+n1MCAiGH80dsmwp7Eg014lgaHobIuWXt39a25pw=; b=BSnFXGFflMNHU+tKMmhGZ9h0gv408cYF0DM9xMKkUmPtulzjobgR4wgUzaNhGmbUYeky3vAtaMO1JP6aAQME2SPTd7wagX038qHn8JPd5qEWoEF+M6/83Mpz8YPYeM1++UVQRrbGRIXEpfahz8zmlKLOGl2A/WgGKuk4VfHp5Cy5KxtoFZ6jfv5Gr15RlfvClS6H4lMG1JaGKfrJJ5PAC5dO2gFZWZzGitNhwdgMwaWB0Ffbgr9+8K1kl+GpZFin5xapG09J6KowDORPOghygiNbUn8sdQQRmbQR6V2MJ8YdhVzmPckHd0owCTuOCyggGoYL8k5fDDxsqE42/mGN5Q==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=lLfHUfHDDYpqtGOQPllFxRtuSpWT6WLRsNIAhCIYm65iX2SUHH3TWmQpbjtQfP0ql+0zQZBOc/doJe23dp3Pn+07uQMTEcm39fVYNpAPptA7rnvcLo6uuKiPKFrkl7DnXp8kSMgtMHhWUEpKvSVV5p1un3ZUIsLLQI22YHUd1Q4Ivs9Qn8WF6DxsAI9lmjzs116qJiNjImAiLYtgLcoLfFy9HK/QDzxJU1AyZbSwF2rq470tVnW1ooop0lPkSpLKM9CTAzMg/SpJaP1XjprquTVrRgdiR5Kr4axbz22KJKGpSjV2IfjaA5s21Bv6dCyX9kaRd73Ie1m7GC09x5vSAg==
  • Cc: "tamas@xxxxxxxxxxxxx" <tamas@xxxxxxxxxxxxx>, "aisaila@xxxxxxxxxxxxxxx" <aisaila@xxxxxxxxxxxxxxx>, "ppircalabu@xxxxxxxxxxxxxxx" <ppircalabu@xxxxxxxxxxxxxxx>
  • Delivery-date: Wed, 24 Nov 2021 05:07:57 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Suggested_attachment_session_id: 82a30604-7731-0f07-d47c-a7cc38443806
  • Thread-index: AQHX4Ivyto+Oc0SSQ0aRZryw/8JAGw==
  • Thread-topic: About support for memory event on AMD CPUs

Dear developers,

Short version: is memory event supported on AMD CPUs or is it going to be
supported?

Long version:

Environment: LibVMI 0.15.0 + Xen 4.14.3 on an **AMD CPU** (5950x), 64-bit
Debian 11 Dom0.

What I am trying to accomplish: register a **memory event** handler, so that
I can capture all memory accesses within a specific range issued by any thread,
or all memory accesses within any range issued by a specific thread.

What I got instead: an error from LibVMI saying
"xc_hvm_set_mem_access failed with code: -1".

Some investigation: by inspecting the source code of LibVMI, I find the direct
cause is one of the libxc functions, 1) xc_set_mem_access or
2) xc_altp2m_set_mem_access, returned error code -1.

After some searching, I found someone else having a similar problem [1]. I also
noted LibVMI says:

> Currently only the Xen Hypervisor provides these features,
> and some of these are specifically only available on Intel CPUs

However, I can't find the exact confirmation for the availability of memory
event on AMD CPUs from https://wiki.xenproject.org.

Any suggestion?

(Sorry I was sending this email to the wrong place)

[1] https://github.com/libvmi/libvmi/pull/709#discussion_r353729777


Untitled YAN

 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.