[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 00/11] x86: support AVX512-FP16
- To: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Jan Beulich <jbeulich@xxxxxxxx>
- Date: Wed, 15 Jun 2022 12:26:25 +0200
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=n1Aznw/NcwLD9NHgQfEIoybRd1YRsR4d6RXDnm7PaIc=; b=PENjVeV/jrL+TpjChkckQIWFY6b2iXdJ35KkHCjxNv8dTy8R58v8Nf1hQwDgyP0uh8oI+ATCa94V2s6aNlI5/sbLUW8wihlQCb5ChCKAxB9mOjaItayHuT1k4IPRMfjfTo8RdU/JdrWCVW7JnTjpGMXNDku7Aqv7i/fIi4kn6NriWxXTI9CqUVYgQBVDw9POkDQ4POwlWHLDLGVuXoFFsYpcIXhFQIcdpcYnandjyEcJcrwCOIEoJv+IT/EJVCwbtn/Oi083lXe8EQjih8dLYwe6UCG8TDJ46jFZybLZfKQmZ8C9utkI6jAW/fTivdabvw+IVWppWD9MaSdwJUJPPA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Vv+1SRHVMByEIBWYs3A9c2JkqyXIhiZM5s7A8Qqqix4e/Bg6eYGzvYDBnrOb6jQ8CSLPALK3lBxFnJhRFAta/veuX/LUfrnk5WGVOLRGG/RqKkkIZLkpGq9GE+BBRRFzFNn3WX3JIqMSHY1sovlPn6NBAg3ZIao9KL9bZF0Vm8flMiN1QuekBalyd/BSfn7P6nzo4JIX01GVJdPmm7Bl3mhwlXTQskzvpnfQGmKJUjgWrMnrK1TcUWPJJnguRr6NIX/KIbzTzmed/V+UOI4QeDVAO5CgJmKt/Qs5Oc0dQAwCNrrstwpkezxoR34qdFZ3kJjQje0IqRHXtD6TOHpuFw==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
- Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Delivery-date: Wed, 15 Jun 2022 10:26:48 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
While I (quite obviously) don't have any suitable hardware, Intel's
SDE allows testing the implementation. And since there's no new
state (registers) associated with this ISA extension, this should
suffice for integration.
01: CPUID: AVX512-FP16 definitions
02: handle AVX512-FP16 insns encoded in 0f3a opcode map
03: handle AVX512-FP16 Map5 arithmetic insns
04: handle AVX512-FP16 move insns
05: handle AVX512-FP16 fma-like insns
06: handle AVX512-FP16 Map6 misc insns
07: handle AVX512-FP16 complex multiplication insns
08: handle AVX512-FP16 conversion to/from (packed) int16 insns
09: handle AVX512-FP16 floating point conversion insns
10: handle AVX512-FP16 conversion to/from (packed) int{32,64} insns
11: AVX512-FP16 testing
While I've re-based this ahead of the also pending AMX series (and,
obviously, ahead of the not even submitted yet KeyLocker one), this
series is intentionally built on top of "x86emul: a few small steps
towards disintegration", which has already been pending for far too
long.
Jan
|
