[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 2/3] x86/spec-ctrl: Make svm_vmexit_spec_ctrl conditional


  • To: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
  • From: Jan Beulich <jbeulich@xxxxxxxx>
  • Date: Tue, 19 Jul 2022 08:16:34 +0200
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Yf2WrGHy1y670El0ayoy76jyaTuTUcESRHL6PrSYcdk=; b=aP85kyjIZPAkHSOqlyqh53IQjKX0H1Mqx2a7SbaqUatoiO5f6o5rjeQU2pTp6tZA4Zst1Yo2ssh53VLmAe7HIsMvMNJQZSyIHRE6gbAyH9ZUaEOieFBU1rz0XlPw1+m+O/AqbBWweBmvnBy4OElv4H4m/qYgWcrhWIPpKiA3OAjcpMYh8xZ2V238xQ8cKBBNxukX7RGj3X4WAnxS85v81/s+Ijt+HAayY8o/N6hlPj6WOGA2piDM2ywrA+CVWqDAYgtjsmMi3BV4RpmLqzvh6VuSgwyOO267ayGAVRKQbQSB+F6J+SSiYq3tWsNwdI5ZstA4ruolDp3CS6QFglVw6w==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=UAAY2C22UnBpn5RBHkNlUVtV0FNVzo8FYNnwEY356g9W+CmuIKS3mIQhBgP0BXSLbvm4PeP37asQs8KyzYbKMY2q9p9ESsZc0xqsv8+4xrfOs0ycV0gYhrOwxi65k/kLALhy+OI0f9/pAs99yGWZWUtaInZeuFzhH7N6QBn7KraLXVCUaDNugrR0cnpTTMk9lTvhdJE+w+EacZ5rBqnutoMvvamtLff5OW25L1lDBxWGs3SVFWjPpJ4yz/daNbn8zpTnAUtZzW3bHxbYsOclJ/zDkw25IO4z2dNzYb2ROXgwF2nJBFZWOzgAedDW4vtX9HopWYe7ISQpWTqI+GslAg==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
  • Cc: Roger Pau Monné <roger.pau@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • Delivery-date: Tue, 19 Jul 2022 06:16:40 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On 18.07.2022 22:50, Andrew Cooper wrote:
> The logic was written this way out of an abundance of caution, but the reality
> is that AMD parts don't currently have the RAS-flushing side effect, and nor
> do they intend to gain it.

Nit: Looks like there's a stray (leftover from a re-write) "and" here?

> This removes one WRMSR from the VMExit path by default on Zen2 systems.
> 
> Fixes: 614cec7d79d7 ("x86/svm: VMEntry/Exit logic for MSR_SPEC_CTRL")
> Signed-off-by: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>

Reviewed-by: Jan Beulich <jbeulich@xxxxxxxx>




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.