[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH 11/11] x86emul: AVX512-FP16 testing
- To: Andrew Cooper <Andrew.Cooper3@xxxxxxxxxx>
- From: Jan Beulich <jbeulich@xxxxxxxx>
- Date: Thu, 11 Aug 2022 08:43:07 +0200
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=D8tIM+q0X+VhXAivd9+zXbst6r5mW2HJuGbPf5j6bpo=; b=Ni8kOZUxKGql/8FCRDHsyNKvce5OANYty274Tgrlb/yvkUoeUXLl8rJSSbStBbBRMIGs/Kf3jt4fuQhQyIdtQsr7hTAYsCf+Pd6oRSh5kUCU7+J2tdGpm6Z1RWEo6KlTq6qHaZf7XJKBUEyJG+zxPRc7mixR/fmbnlRG/ayNKjKDkiWvKoBkWfSOdaNqbOnAAryKl+yr7jRbmXKYvaWKpNad0h4ksUbOiq6neokYl01eSeUe+kUk9lo9TcGLyZj1q+104DjNKxM4KHpcGFRNRm7RHQzRUHMhE4d6sH7o8ftSeSPWNKwzWwOmNLKgg04Xn60EeRHqKy3FMEEJX8hIOg==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=SJYTCjOF2CwnkVPoKIPaZybecqjbYnWeoyltphKmo8lTDnOglqEKGxetauCzPIkeqWkJInp1IhfDmma+oBgV5g56nptlKgo3oXPd6yz7jlLeWHrSIdQbDL1T5A6kznM4IYcwOpVB8HrPzbYe/6ziudI7Fjdu0stTLDEz7cInNiAwW0ieximEVx45Bdt7GRGMoej+dALuQ83TEXvgZ0iyK87nIRH0NcrKC4irnKBYKWJ1VH+PFPiLwca0Qj/ws0OI5XBsZVaoBtEPKPF23Wk7MO2ji0umt41VBDQNRmumH0diuuMQTTElCmiXznX8KRL29uHgqCeupfNGej/fX5SCTg==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
- Cc: Wei Liu <wl@xxxxxxx>, Roger Pau Monne <roger.pau@xxxxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- Delivery-date: Thu, 11 Aug 2022 06:43:23 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 10.08.2022 21:14, Andrew Cooper wrote:
> On 15/06/2022 11:32, Jan Beulich wrote:
>> --- a/xen/include/public/arch-x86/cpufeatureset.h
>> +++ b/xen/include/public/arch-x86/cpufeatureset.h
>> @@ -281,7 +281,7 @@ XEN_CPUFEATURE(TSX_FORCE_ABORT, 9*32+13)
>> XEN_CPUFEATURE(SERIALIZE, 9*32+14) /*A SERIALIZE insn */
>> XEN_CPUFEATURE(TSXLDTRK, 9*32+16) /*a TSX load tracking
>> suspend/resume insns */
>> XEN_CPUFEATURE(CET_IBT, 9*32+20) /* CET - Indirect Branch Tracking
>> */
>> -XEN_CPUFEATURE(AVX512_FP16, 9*32+23) /* AVX512 FP16 instructions */
>> +XEN_CPUFEATURE(AVX512_FP16, 9*32+23) /*A AVX512 FP16 instructions */
>
> This ought to be 'a' rather than 'A' until someone's actually run the
> series on a SPR system.
Hmm, merely running the series there wouldn't mean much, as the code
doesn't usually come into play. My justification for going straight to
A was, as expressed in the description, that the new tests all pass on
SDE. Otherwise I think you're putting the bar too high for ever going
from a to A for such extensions where no new state is introduced, as
imo this would then mean proving that every single insn was actually
tested when taken through emulation.
> Otherwise, Acked-by: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
Thanks (also for the other ones), but I'll wait with applying this one
until we've settled on the above.
Jan
|