[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v3 3/5] x86/mwait-idle: add AlderLake support


  • To: Jan Beulich <jbeulich@xxxxxxxx>
  • From: Roger Pau Monné <roger.pau@xxxxxxxxxx>
  • Date: Thu, 13 Oct 2022 13:55:11 +0200
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=i+9bIMeg5CieGeW6gIMgufaEzLGlL6trWJlt4/3nnsI=; b=IoAaQTzSkC4UpA5KNndRp3oEPq125tW1soHKA7ZWfo0x/DJJLdKNXwLIH8zKguejBR6OmraiktcBybQYeMtwMXDg3pabUfXtX7zIje82YViUGNXZ9wdBqjtF0fYpaH/9+wwm1TH5a05N+wW8Che9T2ZhmqujhZzTabNwZYLs5Z0QHv9GdJTiMnKlZSqSyzBws3L31gRpAoce6khybiIgoocRdXD+u92fZBx0nmicxygEAKjEajrYztZ7XI3HWbZ2fVUe5MA7wXz06dp2sFHHYgWlgddVD6Y7Bb3baJQssUKrHhbJvbItAOINbK+7EXFF9xc9nLov+kx2CSMahfv0Lw==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=KOWXsBWzbp5Iyn17n/34qVpldq+6r9kPHJXERKQHumrMJ4jEKfBEGnmg9A4gpXjJjZpu/yaa7K/QPwM8x2MEMdVR912Bzx3Tjah+2jLK4sKe7hd4zMY2lraiyNh0aufLzqHmwUM2JR9vR0fxHkTlyK6RmZZARFobDe4Iq+rD12W4+TxchiH1roWY04wcbf3S356b5B8FAEY7ye1Un5l6gb30AXS7rOrRAOoGDPNhjNIzrSFqwzZ5adrNeO0xNI5vKpbi9YR/ofgtttEj82X3Z+3BGhEuionuvL9WoErSqHrQgkx2b+QPQ8YnWnPKTW5kM+O1z10PtD+plDECtNfSRA==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=citrix.com;
  • Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>
  • Delivery-date: Thu, 13 Oct 2022 11:55:31 +0000
  • Ironport-data: A9a23:xcKsv68JOQsL0EWdtcPdDrUDmH+TJUtcMsCJ2f8bNWPcYEJGY0x3z GAZWDqOPf+DNmLzKo9yaY23pxsB65/SyIVhGVM4q388E34SpcT7XtnIdU2Y0wF+jCHgZBk+s 5hBMImowOQcFCK0SsKFa+C5xZVE/fjUAOC6UIYoAwgpLSd8UiAtlBl/rOAwh49skLCRDhiE/ Nj/uKUzAnf8s9JPGj9Suv/rRC9H5qyo4mpA5wdmPJingXeF/5UrJMNHTU2OByOQrrl8RoaSW +vFxbelyWLVlz9F5gSNy+uTnuUiG9Y+DCDW4pZkc/HKbitq/0Te5p0TJvsEAXq7vh3S9zxHJ HehgrTrIeshFvWkdO3wyHC0GQkmVUFN0OevzXRSLaV/ZqAJGpfh66wGMa04AWEX0qVtD050y dMyFGkyM0iMtu3q5aCBRMA506zPLOGzVG8ekldJ6GiDSNMZG9XESaiM4sJE1jAtgMwIBezZe 8cSdTtoalLHfgFLPVAUTpk5mY9EhFGmK2Ee9A3T+/RxvzS7IA9ZidABNPLPfdOHX4NNl1uwr WPa5WXpRBodMbRzzBLVqy3x2rKQwEsXXqoYKeOE9eNTqmSTz20LNCZNcQKU+fam3xvWt9V3b hZ8FjAVhao4+VGvT9L9dwalu3PCtRkZM/JAHut/5AyTx6785weCGnNCXjNHcMYhtsI9WXotz FDht8ztLSxitvuSU331y1uPhTa7OCxQKHBYYyYBFFEB+4O7/N11iQ/TRNF+FqLzlsfyBTz73 zGNqm45mqkXiskIka68+Dgrng6Rm3QAdSZtji2/Y45vxloRiFKND2Bw1WXm0A==
  • Ironport-hdrordr: A9a23:5Pyb0KlFP/U/8esmn9Lux377NuXpDfJP3DAbv31ZSRFFG/Fw9v rPoB1/73TJYVkqNU3I9errBEDiexLhHOBOjrX5VI3KNDUO01HFEGgN1+Xf/wE=
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On Thu, Aug 18, 2022 at 03:04:28PM +0200, Jan Beulich wrote:
> From: Zhang Rui <rui.zhang@xxxxxxxxx>
> 
> Similar to SPR, the C1 and C1E states on ADL are mutually exclusive.
> Only one of them can be enabled at a time.
> 
> But contrast to SPR, which usually has a strong latency requirement
> as a Xeon processor, C1E is preferred on ADL for better energy
> efficiency.
> 
> Add custom C-state tables for ADL with both C1 and C1E, and
> 
>  1. Enable the "C1E promotion" bit in MSR_IA32_POWER_CTL and mark C1
>     with the CPUIDLE_FLAG_UNUSABLE flag, so C1 is not available by
>     default.
> 
>  2. Add support for the "preferred_cstates" module parameter, so that
>     users can choose to use C1 instead of C1E by booting with
>     "intel_idle.preferred_cstates=2".
> 
> Separate custom C-state tables are introduced for the ADL mobile and
> desktop processors, because of the exit latency differences between
> these two variants, especially with respect to PC10.
> 
> Signed-off-by: Zhang Rui <rui.zhang@xxxxxxxxx>
> [ rjw: Changelog edits, code rearrangement ]
> Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@xxxxxxxxx>
> Origin: git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git 
> d1cf8bbfed1e
> Signed-off-by: Jan Beulich <jbeulich@xxxxxxxx>

Acked-by: Roger Pau Monné <roger.pau@xxxxxxxxxx>

Thanks, Roger.



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.