[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[RFC PATCH v1 12/12] Arm: GICv3: Enable GICv3 for AArch32
- To: <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Ayan Kumar Halder <ayankuma@xxxxxxx>
- Date: Fri, 21 Oct 2022 16:31:28 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=temperror (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=amd.com; dmarc=temperror action=none header.from=amd.com; dkim=none (message not signed); arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=gaPWf9DnJA/XGQug9i0zfhmL9v2rXPG9m6XEPCJ3yPc=; b=a7nbptSvZlhIMjiGWh2f1p2yR9lp83s/nO17HLYwrN+W8Mgy1M6gvrQIDj3XsYOrFGykD5eW3HiUL0AS5ZVFlkqPuZC2O/DE74uolm+M7uwHZoEr148RzjUYfuFgOi8OiAuvfPplEQj80RB2DZ9TWxCq24iR0X4hPVaZfV8se/2AZmmq5rhGZ/buQ4rW5y68nTwroVW0+F3r2Z15dYMRtMLXZyObFEIRDSY9LUVYQbe1jgEv6wMcJK50uWeGl8cpNnk0+maKlyUyouAleywaDQJ3x3WntHo+YIoJvOvObOe1k2u5OF6X06Lpug5jRQ4PaopQca4PwUnj72wWgi+LsA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=nRxhGPFbxYDRO9zMl/lx+SHV4PWR848MqNciroSK5XAX6916Je4ksQVOcQP0oMqoH2mZ7QKo6lyUY8B3bCv+gV8LQRCJV00Il1s/zlH1jPuokASA7FH68fP/51T3tEI3qF42/URSe5s4vVg2CIdSmJIJ+LhHxDSMkDAJQ/NM+nbD5+OIy11XrM+zI2CoGoDNfNuK+yTR9kvA85SYqyEEzx5h+t8leO9+SqlOEQUIkO+/Hz20vDk+ww/45sqApa/73HlCSFfKeTZGof30KzEHbApCvkYQIkUmLbYRnWMfvYgoHP55H/hQb6VA7I3mE2PvtHlkZ/Mmfr+FSta8ZxlJYA==
- Cc: <sstabellini@xxxxxxxxxx>, <stefanos@xxxxxxxxxx>, <julien@xxxxxxx>, <Volodymyr_Babchuk@xxxxxxxx>, <bertrand.marquis@xxxxxxx>, Ayan Kumar Halder <ayankuma@xxxxxxx>
- Delivery-date: Fri, 21 Oct 2022 15:35:17 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
Refer ARM DDI 0487G.b ID072021,
D13.2.86 -
ID_PFR1_EL1, AArch32 Processor Feature Register 1
GIC, bits[31:28] == 0b0001 for GIC3.0 on Aarch32
One can now enable GICv3 on AArch32 systems.
Signed-off-by: Ayan Kumar Halder <ayankuma@xxxxxxx>
---
xen/arch/arm/Kconfig | 2 +-
xen/arch/arm/include/asm/cpufeature.h | 1 +
2 files changed, 2 insertions(+), 1 deletion(-)
diff --git a/xen/arch/arm/Kconfig b/xen/arch/arm/Kconfig
index 1fe5faf847..5eaf21b8e0 100644
--- a/xen/arch/arm/Kconfig
+++ b/xen/arch/arm/Kconfig
@@ -41,7 +41,7 @@ config ARM_EFI
config GICV3
bool "GICv3 driver"
- depends on ARM_64 && !NEW_VGIC
+ depends on (ARM_64 || ARM_32) && !NEW_VGIC
default y
---help---
diff --git a/xen/arch/arm/include/asm/cpufeature.h
b/xen/arch/arm/include/asm/cpufeature.h
index c86a2e7f29..c8ca09d1c3 100644
--- a/xen/arch/arm/include/asm/cpufeature.h
+++ b/xen/arch/arm/include/asm/cpufeature.h
@@ -31,6 +31,7 @@
#define cpu_has_jazelle (boot_cpu_feature32(jazelle) > 0)
#define cpu_has_thumbee (boot_cpu_feature32(thumbee) == 1)
#define cpu_has_aarch32 (cpu_has_arm || cpu_has_thumb)
+#define cpu_has_gicv3 (boot_cpu_feature32(gic) >= 1)
#ifdef CONFIG_ARM_32
#define cpu_has_gentimer (boot_cpu_feature32(gentimer) == 1)
--
2.17.1
|
