[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[XEN v2 00/12] Arm: Enable GICv3 for AArch32 (v8R)


  • To: <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: Ayan Kumar Halder <ayankuma@xxxxxxx>
  • Date: Mon, 31 Oct 2022 15:13:14 +0000
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=nRSHJ6wAhxWVOSKl64SdUWUT5qqgNhl3sYkMCP37X5E=; b=iwnzlL2ggTGdcA8LDYqEYE0Sp6JPaFjd3QYHEfts/6O3mIiZslrqYbixRuXicB/G4mN+Un2/95FXZbSdl6xOGYaKWgIrs6chR+KyqEozo0Rjy7VrVy4Ug0vkWc4oZhoU8p4GWSyL8D3EOgZYCxRaQioqI11Gsr0bFjdQtuOfGjaZzqJ0Wd25nTunzRWorL0b5fs/rl2wh/8Ja1cGIPfEHMUdlOnoIKFqBOQjyLekH11+7BvanlL3ArsUHYwCtOekoU7ubOj9XXsAf2V17zF1HNvn5+zLxrP/KE3lB+Okf6ICtQzKnl7c6F9K4OKEZRz6CKH0Hte4nXt3425hHKzGsA==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=XOOC0zQskzP+Ro12bE7Atp+6UGJka+q8cTC04V1dip8H2oZOXvFclCLSg4emii3h2MqD9Z9P9eLv27HkHHJXMmFE+kxKy9HDwDCuta6efiJyAA8cixZhN5to3FqjgoUHhizYnVvgk7oqTIZvKIbLzYRZSDpI9zCIep8KUMGDZjyOHEBxUk4uH8ebazzrpoq1kA/4bq3RRIv+QK0mANBS7u3ot/G6+YsK+H9gL90dgWxUbb8HcJoPj1pCKRMI116ktkHHB5Zw6jgSHm9kH4eL1aunHbYWjMDpyeEnoLZUdszHxYqI2A7aNlvmoAMelFmsQrykt8xPBHJyJA+PGySvUA==
  • Cc: <sstabellini@xxxxxxxxxx>, <stefanos@xxxxxxxxxx>, <julien@xxxxxxx>, <Volodymyr_Babchuk@xxxxxxxx>, <bertrand.marquis@xxxxxxx>, <burzalodowa@xxxxxxxxx>, Ayan Kumar Halder <ayankuma@xxxxxxx>
  • Delivery-date: Mon, 31 Oct 2022 15:13:59 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

Hi All,

Please find the following patches to enable GICv3 for AArch32.
This is a pre-requisite to support Xen on Cortex-R52 (AArch32-v8R system)

Let me know your thoughts.

Changes from v1 :-
1. Updated in the changelog for each of the patches.

Ayan Kumar Halder (12):
  xen/Arm: vGICv3: Sysreg emulation is applicable for Aarch64 only
  xen/Arm: GICv3: Move the macros to compute the affnity level to
    arm64/arm32
  xen/Arm: vreg: Support vreg_reg64_* helpers on Aarch32
  xen/Arm: vGICv3: Adapt emulation of GICR_TYPER for AArch32
  xen/Arm: GICv3: Fix GICR_{PENDBASER, PROPBASER} emulation on 32-bit
    host
  xen/Arm: vGICv3: Fix emulation of ICC_SGI1R on AArch32
  xen/Arm: GICv3: Define ICH_LR<n>_EL2 on AArch32
  xen/Arm: GICv3: Define ICH_AP0R<n> and ICH_AP1R<n> for AArch32
  xen/Arm: GICv3: Define GIC registers for AArch32
  xen/Arm: GICv3: Use ULL instead of UL for 64bits
  xen/Arm: GICv3: Define macros to read/write 64 bit
  xen/Arm: GICv3: Enable GICv3 for AArch32

 SUPPORT.md                                 |   6 +
 xen/arch/arm/Kconfig                       |   4 +-
 xen/arch/arm/gic-v3-lpi.c                  |   8 +-
 xen/arch/arm/gic-v3.c                      | 132 ++++++++++-----------
 xen/arch/arm/include/asm/arm32/io.h        |  21 ++++
 xen/arch/arm/include/asm/arm32/processor.h |   5 +
 xen/arch/arm/include/asm/arm32/sysregs.h   |  18 ++-
 xen/arch/arm/include/asm/arm64/processor.h |   8 ++
 xen/arch/arm/include/asm/arm64/sysregs.h   |   3 +
 xen/arch/arm/include/asm/cpregs.h          |  69 +++++++++++
 xen/arch/arm/include/asm/cpufeature.h      |   1 +
 xen/arch/arm/include/asm/gic_v3_defs.h     |  24 ++--
 xen/arch/arm/include/asm/gic_v3_its.h      |   2 +-
 xen/arch/arm/include/asm/processor.h       |   6 -
 xen/arch/arm/include/asm/vreg.h            |  88 ++++----------
 xen/arch/arm/vgic-v3-its.c                 |  17 +--
 xen/arch/arm/vgic-v3.c                     |  16 ++-
 17 files changed, 255 insertions(+), 173 deletions(-)

-- 
2.17.1




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.