[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
RE: [PATCH v8 1/2] IOMMU/VT-d: wire common device reserved memory API
- To: Jan Beulich <jbeulich@xxxxxxxx>
- From: Henry Wang <Henry.Wang@xxxxxxx>
- Date: Thu, 3 Nov 2022 02:55:31 +0000
- Accept-language: zh-CN, en-US
- Arc-authentication-results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com])
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
- Arc-message-signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=qIT9LprgSRFBcCa9TxDmUx44WO9AYHASbD+ip3glvVI=; b=bnWKU2Ds7vPCaxwMWHIG8SK76UZvczL1MYE9iznWiXB2/Px8whLD3fZBmT1QZQ8nbMvWIUosU+dUhB3+QC0uDMv7QWE2xol9GBpZyeYKcaeunieoqtgUxIc2djfTHBZprENeZbGLCa14b3vVESNKFKEajyqY2DlEniZcFZAjsji/Bt5pUYOu/+OFSDbEBz8u2M55+0lZcjqpEoNB1qMl/SoKF+bIz7AYOpCFuroKpEDSk3zhHTCPHTu5jDMK3P8chXkLCr4+2/z+vMos2mI/0dabJK8OpGq5eXIUsFVmgRGqad9kZuz3vezKR07N9c254Slln6liVK3Novn4NAb55Q==
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=qIT9LprgSRFBcCa9TxDmUx44WO9AYHASbD+ip3glvVI=; b=KURiaMxVsmWCgG3sQSLXETESlAPISGGPF8VzhfMWuT0XtlrlpyqL2Yn5G24aUICwWAu4bGalDxF1mFRlQrXMubKzn/sFjFOWTGc39G5D5rXF1pb/MfmXiDuo8Pu4qRlpq/BsswV1h+FBx09+PzLnTsjw7FhsOaEe1JDGCa2CUhkGdgzFGYP78K8+NpNtblE7aj7r9u5ApxaN43eKL/+B3SIkS/r/iQkpGAcD0onwaRr4YGU/DOCapZN//i/GTp/CFAw+lgYIC4CTVBK8xubk/Oaz+ZP8mwn/1hC9xz/VcrBR8PxzYvjIsdUPq8D8S2AUco75oQR5PMv/N3Wy0CyabQ==
- Arc-seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=liz0AGNoPnZwhlLsyzqWLuhYQmSJJO5rL5rpHaATjeu+BlUM8mx0x1ZVcSFkaMdGMcmcGyJpfUBQ5qIfOtVod6Cv7DydzuXFuKYxXBON+DWL4Q9CYhLrLd4ymWCGvxseWbgBcv1bug9WIALBeLH3NZl7tkH1j0+oZO/BzXbMkB7l9CEXDqs+bij5TepGDEtlz26r4XRoTyZAuH2uqJoLA+J3XcqMeh02c8DEox8IPuPRv7OF/E2RExLbPjVW7NsbEBN+eIq5VAJqm/oEYA9i3yx6mNi2wnFoxGKJnEse7VwzmMAwUhJ0Yy8qxNTHZ1vXyVGZlRYR4Z9emT4NpGhlYg==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=AmpaIl3YaRJ2P9obeoClZn9j7hiUSK+xgJB5huoT3A3Lz4O4V4NCH8hmYVmuxpZ5hOJY2DdR7hZpedjjfasO3S7bPajb+NgOQtCs5jAB2KzDOvaV9dRcPq9OmM/bDSQWBGEWw35WeDt7W+8mqptL5Em93so1h+u5LrHxfUNcfw+WuF0R9YtZ15jUh0YtvPCzVFz9AFKZsV9VG8sZZlOb5PyGAkXl6lYtI18Mb/eOk2rv69JApZFAXoKbRGpvfZgDlKfNE094nP5OVUENlHAuHeAp7PTl/JN5kELEwIbYQ/QWq91ujTPitBYkc/Ugt9T1ibEQU0oH5wdfVzs04N2owg==
- Authentication-results-original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Cc: Kevin Tian <kevin.tian@xxxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Marek Marczykowski-Górecki <marmarek@xxxxxxxxxxxxxxxxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- Delivery-date: Thu, 03 Nov 2022 02:56:01 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Nodisclaimer: true
- Original-authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Thread-index: AQHY1AgeJwq4WhKefkGyVS1JhkdRo64QKSwAgAG7SUCAAH/pgIAZrF0AgAClVGA=
- Thread-topic: [PATCH v8 1/2] IOMMU/VT-d: wire common device reserved memory API
Hi Jan,
> -----Original Message-----
> From: Jan Beulich <jbeulich@xxxxxxxx>
> Subject: Re: [PATCH v8 1/2] IOMMU/VT-d: wire common device reserved
> memory API
>
> >>>> Signed-off-by: Marek Marczykowski-Górecki
> >>> <marmarek@xxxxxxxxxxxxxxxxxxxxxx>
> >>>> Reviewed-by: Kevin Tian <kevin.tian@xxxxxxxxx>
> >>>
> >>> Henry, can this be included in 4.17? The AMD counterpart went in
> >>> earlier, but due to late review on Intel part, this one didn't.
> >>
> >> Thanks for the information. I agree this is a valid reason, but to be
> >> safe I would like to hear opinions from the x86 maintainers (added
> >> in CC).
> >>
> >> Andrew/Jan/Roger: May I have your feedback about this? Thanks!
> >
> > Hmm, not sure what to say here. Yes, it would be nice for things to end
> > up consistent across vendors. And yes, the change here is largely
> > mechanical (afaics) and to code most of which shouldn't typically be in
> > use on systems anyway, and so should not pose an undue risk. But still
> > it is quite a bit of code churn ...
>
> Was this lost, did you decide against allowing this in, or were you hoping
> for further responses by others?
Sorry for the confusion. Yeah I was hoping to see if we can have further
responses from others, but it seems no responses so far...
I have the exact same opinion as yours so I am also not sure. But if you
changed your mind and would like to commit the patch for completeness
of the original series, please feel free to add my release-ack. I would not
block this patch.
Kind regards,
Henry
>
> Jan
|
