[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[XEN v3 01/12] xen/Arm: vGICv3: Sysreg emulation is applicable for AArch64 only
- To: <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Ayan Kumar Halder <ayan.kumar.halder@xxxxxxx>
- Date: Fri, 11 Nov 2022 14:17:28 +0000
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=BYhqWJyHaM087JXotqIXKs3EOmyezlCfEHykNXyKFgM=; b=HMr3Y/mIGg+M7X3FmcpDrVekJhQOlJ9rjIjPjpt1zn8H6cBHxr2sss2L+dqHGGlqN0hYgM/jJg1jdilJazqurwDGn4tHtmfotK7hJJhXVFBLe7bW/YQVf5mRJN3aerSKkRNPL3EKEdR/rAbVGQWxn+xGe8CVuKOgQfEU91AjnajOEXZ+v9ANkEnlYqNzsfkN519zA8UVOgxh52aH/rjkTUEjP7YmKbpmKwQb6HJXdXN0EoHYc7YeXgQwi2Ua38E4XbYjykteUparJe7FrayiSCuMtVZd6mKTCjBaYC5Lg/hLd5p8KAjUwVFiHFxJe1kvUyN7lE1G+GCYYtm4sNbnTg==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=HrkJpRu+NyjLPEmr87NhX3otYxqvPQb7F/ZAg0Jspkc2ZIIB+sDuDL46dmJp6KTP1R92//FEssHF0pYROuUAKv40tZzWbYFWvr2fHDWVo1YhGPq9xYFvIM4VpqIN2UyA1roZ+gn5NMborj1GX0rcZH/FQa1NsAG0cRyfLQu9//DiwV91sKB3zCNNMgUh2gMkOgHPTm3za/mmpmXLJCF76d9yc7V/5Hsuq22t4rn0azbWMEivMyJmKO2FWqRlpxVgvqs1/ZyrM+fV/z9Vtqo0dLTEfssxUDnBVdhiO/XmVnt5L1fEFx+t+E1s9U4V9S1LMwkSwujCeT0rAI7Qes7U4w==
- Cc: <sstabellini@xxxxxxxxxx>, <stefanos@xxxxxxxxxx>, <julien@xxxxxxx>, <Volodymyr_Babchuk@xxxxxxxx>, <bertrand.marquis@xxxxxxx>, <michal.orzel@xxxxxxx>, <jgrall@xxxxxxxxxx>, <burzalodowa@xxxxxxxxx>, "Ayan Kumar Halder" <ayan.kumar.halder@xxxxxxx>
- Delivery-date: Fri, 11 Nov 2022 14:17:58 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
Sysreg emulation is 64-bit specific, so guard the calls to
vgic_v3_emulate_sysreg() as well as the function itself with
"#ifdef CONFIG_ARM_64".
Signed-off-by: Ayan Kumar Halder <ayan.kumar.halder@xxxxxxx>
---
Changes from -
v1 - 1. Updated the commit message.
v2 - 1. Updated the commit message (removed the reference to Arm ARM as it is
not required).
xen/arch/arm/vgic-v3.c | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/xen/arch/arm/vgic-v3.c b/xen/arch/arm/vgic-v3.c
index 015446be17..3f4509dcd3 100644
--- a/xen/arch/arm/vgic-v3.c
+++ b/xen/arch/arm/vgic-v3.c
@@ -1519,6 +1519,7 @@ static bool vgic_v3_emulate_sgi1r(struct cpu_user_regs
*regs, uint64_t *r,
}
}
+#ifdef CONFIG_ARM_64
static bool vgic_v3_emulate_sysreg(struct cpu_user_regs *regs, union hsr hsr)
{
struct hsr_sysreg sysreg = hsr.sysreg;
@@ -1539,6 +1540,7 @@ static bool vgic_v3_emulate_sysreg(struct cpu_user_regs
*regs, union hsr hsr)
return false;
}
}
+#endif
static bool vgic_v3_emulate_cp64(struct cpu_user_regs *regs, union hsr hsr)
{
@@ -1562,8 +1564,10 @@ static bool vgic_v3_emulate_reg(struct cpu_user_regs
*regs, union hsr hsr)
{
switch (hsr.ec)
{
+#ifdef CONFIG_ARM_64
case HSR_EC_SYSREG:
return vgic_v3_emulate_sysreg(regs, hsr);
+#endif
case HSR_EC_CP15_64:
return vgic_v3_emulate_cp64(regs, hsr);
default:
--
2.17.1
|
