[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

RE: [PATCH v6 05/11] xen/arm: define Xen start address for FVP BaseR platform


  • To: Ayan Kumar Halder <ayankuma@xxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: Wei Chen <Wei.Chen@xxxxxxx>
  • Date: Tue, 15 Nov 2022 05:42:05 +0000
  • Accept-language: en-US
  • Arc-authentication-results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com])
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
  • Arc-message-signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=db7451ttiCh7dV5ZMLW0rg0RU7rzdaVSd+BOQ0ZTPEM=; b=m0qbDA4hE72JPi2xn61jAqPWRF2mNPrxSTFMj/fdTg1Z+Zbseo7n1D7XFzSFPxyOIt9bydqRAghh9/MA+BgImxT7X+D3Tb4mx+KxZ0z8CQMZ4DAgkDtpwdnQJ3/OwSu3ryFVo0yz/JEOJNUfe0OduialhGWTbFnK+DALR0fp+hZjz6qjTtgm/MCcIuLDNOgVVFP4Kw6bA6s409ud5qVSI35BU1BghYRJEdLHHQNrK8/xO15jU88SXiZbcSc+olFQN0rhRwB88dxyxA4PtUKp9RbzGGz+CoCwu0+tvdPb2f02m/73pwYuElIFUfc1NUNE6zC6CYbG2ToeTjFbm7gqNQ==
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=db7451ttiCh7dV5ZMLW0rg0RU7rzdaVSd+BOQ0ZTPEM=; b=BtQpgLmynE9n+lQhcHrUgKeSYH/1uoscchmm6kZE0hyRJwbxJorHiP1WtyTDeIJ7YeLbjXVZFuBQgeAaDBqP+NONYTnfIeVh9u96fEUQ0hcLAp7C/wOzzvXvCiqJmMfcpRcbqgv758dkGRU4gXpLFkilEfUPEk+MV2hWlvTiOPQv/W+Tu0Xrt7r40lRb35vY2zQDxHuirF8oynHZW06z6elQZ9qb2SId89etYtfNXMI7RVK9YIvSEujE382oefp17/gobXaMiahcZgHQmYw/lpcQVgTokgJdOL9o5UmuzVamjv84Y/EyxiGOydpDwh7BvyTQ7XiphAyt5y0e4MPyCw==
  • Arc-seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=XYI6VlvVQxIfL5gXU9hov6LxcV9z3W3QPV0yCWQi92TATERE8YQL60SbgeH7/akO4UUw9Uzr7w9k8kfzrOAfxhQAdicXFtDzHf5LcVUxcYhXb1wNTjbi/IXOzPnNVpFB+9spwjGLWY1Zi5bw7bhmmywPQyKwVSkLUPQ6WxRYSTG0kbayjtXMGt1HnasrgUJeSaXFSfXnJftYRuKaM7s+vTgh3fUmI+hasEPHpDAaVvoykTYC+nDxroAjOeA8RXkN/8GkJSUFgD4oMe0WP+zO4q8OyyUynH0S+4k1c3xEYssvX5X8H/39iFUCQUOiXS0R41liGKARWMIe1zyFPcD9rg==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=XnwGltIHX0Ajx0E31m47ZCyKeDdkiL+wXUGxM6J1by3TCDdCkU5bbOSoRWTeJkTL0csrBlvZIpzubE1aO2MFOFHEkJqg7sEdMexXThhAdIv2R9U4RM//qQq0kSsW76VRGLpPF4sItDtKj3YtCxG2LCtfVsXN+WiKDS+wZUo3UgKrR7C6VKG0PdoBqaQ5XKpHI5jsGTxidG4S1ZzOqRs8XaMIoUAdGbtouPCd6NjxCO6NYVCfWs+1K8yifK+hdPF6nPcuL/2HMbK1359kLvWew9+nmaTtdbwJQ2UB9nCWzBVMlT8QwIjqzUWVzS2o/Kk0aHvHwSw8XgKl+C/v+nFyLA==
  • Authentication-results-original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
  • Cc: nd <nd@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Bertrand Marquis <Bertrand.Marquis@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>, Jiamei Xie <Jiamei.Xie@xxxxxxx>
  • Delivery-date: Tue, 15 Nov 2022 05:42:29 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Nodisclaimer: true
  • Original-authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
  • Thread-index: AQHY8DVkWYjGQuvcKkq0uEcag43TF64+1B8AgACyDEA=
  • Thread-topic: [PATCH v6 05/11] xen/arm: define Xen start address for FVP BaseR platform

Hi Ayan,

> > +
> > +#endif /* __ASM_ARM_PLATFORMS_FVP_BASER_H__ */
> > diff --git a/xen/arch/arm/platforms/Kconfig
> b/xen/arch/arm/platforms/Kconfig
> > index c93a6b2756..0904793a0b 100644
> > --- a/xen/arch/arm/platforms/Kconfig
> > +++ b/xen/arch/arm/platforms/Kconfig
> > @@ -1,6 +1,7 @@
> >   choice
> >          prompt "Platform Support"
> >          default ALL_PLAT
> > +       default FVP_BASER if ARM_V8R
> 
> I could not spot the patch which introduced ARM_V8R.
> 

That patch is not in this part, it will be the last one of MPU support
patch series. You can find it gitlab branch's full series.

> Can you rename this to ARM64_V8R ? The reason being the underlying code
> is specific to R82 ie 64 bit V8R.
> 

I renamed ARM64_V8R (in RFC patch) to ARM_V8R is because "Arm64 v8r" is
not an official Arm architecture name. The Arm official name is Armv8-R
AArch32/AArch64. And currently, MPU will only be selected by Arm64, so
current MPU code can only work in AArch64 state. When you're trying to
enable Armv8-R AArch32 like R52, you can remove this limitation, and use
CONFIG_ARM64 or CONFIG_ARM32 to distinguish code between r82 and r52 code.

Cheers,
Wei Chen

> - Ayan
> 
> >          ---help---
> >          Choose which hardware platform to enable in Xen.
> >
> > @@ -8,13 +9,14 @@ choice
> >
> >   config ALL_PLAT
> >          bool "All Platforms"
> > +       depends on !ARM_V8R
> >          ---help---
> >          Enable support for all available hardware platforms. It doesn't
> >          automatically select any of the related drivers.
> >
> >   config QEMU
> >          bool "QEMU aarch virt machine support"
> > -       depends on ARM_64
> > +       depends on ARM_64 && !ARM_V8R
> >          select GICV3
> >          select HAS_PL011
> >          ---help---
> > @@ -23,7 +25,7 @@ config QEMU
> >
> >   config RCAR3
> >          bool "Renesas RCar3 support"
> > -       depends on ARM_64
> > +       depends on ARM_64 && !ARM_V8R
> >          select HAS_SCIF
> >          select IPMMU_VMSA
> >          ---help---
> > @@ -31,14 +33,22 @@ config RCAR3
> >
> >   config MPSOC
> >          bool "Xilinx Ultrascale+ MPSoC support"
> > -       depends on ARM_64
> > +       depends on ARM_64 && !ARM_V8R
> >          select HAS_CADENCE_UART
> >          select ARM_SMMU
> >          ---help---
> >          Enable all the required drivers for Xilinx Ultrascale+ MPSoC
> >
> > +config FVP_BASER
> > +       bool "Fixed Virtual Platform BaseR support"
> > +       depends on ARM_V8R
> > +       help
> > +         Enable platform specific configurations for Fixed Virtual
> > +         Platform BaseR
> > +
> >   config NO_PLAT
> >          bool "No Platforms"
> > +       depends on !ARM_V8R
> >          ---help---
> >          Do not enable specific support for any platform.
> >
> > --
> > 2.25.1
> >
> >

 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.