[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PATCH 0/2] x86/vmx: Don't crash guests when there is no model-specific LBRs available


  • To: Xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
  • Date: Mon, 9 Jan 2023 12:08:26 +0000
  • Authentication-results: esa3.hc3370-68.iphmx.com; dkim=none (message not signed) header.i=none
  • Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Jan Beulich <JBeulich@xxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Jun Nakajima <jun.nakajima@xxxxxxxxx>, Kevin Tian <kevin.tian@xxxxxxxxx>
  • Delivery-date: Mon, 09 Jan 2023 12:08:38 +0000
  • Ironport-data: A9a23:ibDDP6vE42Pzcz5M42V/L+ChJ+fnVJdeMUV32f8akzHdYApBsoF/q tZmKWHSb//ZYjP2c9t2ad+/pk0G68TWy4VlSws9+Hs3FXwV+JbJXdiXEBz9bniYRiHhoOCLz O1FM4Wdc5pkJpP4jk3wWlQ0hSAkjclkfpKlVKiffHg0HVU/IMsYoUoLs/YjhYJ1isSODQqIu Nfjy+XSI1bg0DNvWo4uw/vrRChH4bKj5lv0gnRkPaoQ5AaGxiFPZH4iDfrZw0XQE9E88tGSH 44v/JnhlkvF8hEkDM+Sk7qTWiXmlZaLYGBiIlIPM0STqkAqSh4ai87XB9JFAatjsB2bnsgZ9 Tl4ncfYpTHFnEH7sL91vxFwS0mSNEDdkVPNCSDXXce7lyUqf5ZwqhnH4Y5f0YAwo45K7W9yG fMwCyI0UkuEld6MwrOSSLFO3NQbcfjbM9ZK0p1g5Wmx4fcORJnCR+PB5MNC3Sd2jcdLdRrcT 5NHM3w1Nk2GOkARfAdMYH49tL7Aan3XWjtUsl+K44Ew5HDe1ldZ27nxKtvFPNeNQK25m27J/ z2ZrjioWnn2MvTB+H254yy9hdblkAnEV6c7KOOc19Bl1Qj7Kms7V0RNCArTTeOColG6c8JSL QoT4CVGhaov8gqtR9r0XRy9qVaFuAIRX5xbFOhSwAKA1KvSpRqYD24sTzhdZdhgv8gzLRQ62 1nMk973CDhHtLyOVWnb5rqStSm1OyUeMSkFfyBsZSkv7sTnoYozpgnSVdslG6mw5uAZAhmpn WrM9nJnwexO04hbjM1X4GwrnRqPtKH1FQkn2j/VX0untiEjdLb4VrynvA2zAel7EK6VSVyIv X4hkseY7fwTAZzlqBFhUNnhD5nyua/bbWS0bUpHWsB4qm/zoyLLkZV4umkWGat/DioTldYFi mf3sBgZ2pJcNWDCgURfM9PoUJRCIUQN+L3YuhHogjhmOMUZmOyvpnsGiausM4fFziARfVkXY 8vzTCpVJS9y5V5b5DS3XfwB9rQg2zozw2jeLbiikUv8i+LEOyLOGehZWLdrUgzfxPneyOky2 48BX/ZmNj0FCLGuCsUp2dJ7wa82wYgTWsmt9p0/mh+rKQt6AmAxY8I9Mpt4E7GJa599z7+Sl lnkAx8w9bYKrSGfQel8Qiw5OeyHsFcWhS5TABHAyn70gSNyOdb+svhCH3b1FJF+nNFeITdPZ 6FtU6297j5nEFwrJxx1gUHBkbFf
  • Ironport-hdrordr: A9a23:u444lqq2KJ+jeL4UZyF9KyQaV5rieYIsimQD101hICG9Ffbo9P xG/c566faQsl0ssR4b8+xoVJPsfZr3z+8I3WBpB8bbYOCEggqVxeNZgrcKqgeIcxEWndQy6U 4PScRD4PeZNykfsS/x2njGLz9x+qj/zEiF7d2uqkuEYGlRGsZdBygQMHf4LqVWLDM2Y6bQT/ Knl7F6T2jJQwVsUizsbkN1ItT+mw==
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

This is the minimum bodge required to stop guests crashing on Sapphire Rapids
hardware.

Note that both Arch LBR and safely (in terms of migration) enumerating
PDCM/MSR_PERF_CAPS depend on improved MSR levelling support which is still not
yet complete.

i.e. We cannot do the second half (enumerating LBR_FORMAT=0x3f) yet because
we'll make it more likely for VMs to crash in migrate.

Andrew Cooper (2):
  x86/vmx: Calculate model-specific LBRs once at start of day
  x86/vmx: Support for CPUs without model-specific LBR

 xen/arch/x86/hvm/vmx/vmx.c | 307 +++++++++++++++++++++++----------------------
 1 file changed, 155 insertions(+), 152 deletions(-)

-- 
2.11.0




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.