[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [BUG] x2apic broken with current AMD hardware


  • To: Elliott Mitchell <ehem+xen@xxxxxxx>
  • From: Jan Beulich <jbeulich@xxxxxxxx>
  • Date: Mon, 13 Mar 2023 08:01:02 +0100
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=BHTcw7j1Ey5u16lsm0xWZVZJWhEJmigEd50icuoptP4=; b=cmw7CgYsXlRkMNGIC8Dn2VFXt1qEIPSs73o3wqDVjKlZ731pGokJpSyU6joCZ1NMp+x1x3MWFWAUky/rjb0jpU4LblJbgxI2vKSI4R+HgV3y0itTO/uYSxJszYWGnc+L0xaHC0/tnDg+REV1ooydl2riThb+J0ilIMuaNS3sOdXBJD+MDIo9yb0IPnHrkngeIHTstMpP5pDpI/vOpVRpigT03xPkosYSc+6oLa8c1fiS8vOLV0om2ViFy1zM3JmyEvPX8QwWtu0n7RMOodq5Ol6zEG+uhxLmKWlBlg1TnTQOx4C64ffTNXUWC5SWChh520yXATRcIqlcmCkDoD1ukw==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=iHCLjwjMFMVUpTXduJ2aQloIJgPeBsp3nEK/0HC3K74QZJ3XVgEzH+e+xxlll74Ehp3mIziPJOeOaBOIN/vMqN1prD6ampKRQHLOp/lxZgBlIHTZE7ZL6H1pUhfRihzoZ6LJVFDVi9IGKlT30Z330KFmbxDIEcbYESoqOvzhn5UiC4hWv5xrsAwSM0Epgt3dB1B2dhZpyGGVjVuTPagThmU6pfxG6TpEWDJTyAtT9WN4FxJLYoweyykA7/TjjSPQeYqUMFZtNcDPaAADF51nGfcNLmu7YuxmEnQiokMRQmbF7btaQAE2gkgof/Ectc7Weghw5xHmFxlTQgELuvyPww==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
  • Cc: xen-devel@xxxxxxxxxxxxxxxxxxxx
  • Delivery-date: Mon, 13 Mar 2023 07:01:18 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On 11.03.2023 01:09, Elliott Mitchell wrote:
> On Thu, Mar 09, 2023 at 10:03:23AM +0100, Jan Beulich wrote:
>>
>> In any event you will want to collect a serial log at maximum verbosity.
>> It would also be of interest to know whether turning off the IOMMU avoids
>> the issue as well (on the assumption that your system has less than 255
>> CPUs).
> 
> I think I might have figured out the situation in a different fashion.
> 
> I was taking a look at the BIOS manual for this motherboard and noticed
> a mention of a "Local APIC Mode" setting.  Four values are listed
> "Compatibility", "xAPIC", "x2APIC", and "Auto".
> 
> That is the sort of setting I likely left at "Auto" and that may well
> result in x2 functionality being disabled.  Perhaps the x2APIC
> functionality on AMD is detecting whether the hardware is present, and
> failing to test whether it has been enabled?  (could be useful to output
> a message suggesting enabling the hardware feature)

Can we please move to a little more technical terms here? What is "present"
and "enabled" in your view? I don't suppose you mean the CPUID bit (which
we check) and the x2APIC-mode-enable one (which we drive as needed). It's
also left unclear what the four modes of BIOS operation evaluate to. Even
if we knew that, overriding e.g. "Compatibility" (which likely means some
form of "disabled" / "hidden") isn't normally an appropriate thing to do.
In "Auto" mode Xen likely should work - the only way I could interpret the
the other modes are "xAPIC" meaning no x2APIC ACPI tables entries (and
presumably the CPUID bit also masked), "x2APIC" meaning x2APIC mode pre-
enabled by firmware, and "Auto" leaving it to the OS to select. Yet that's
speculation on my part ...

Jan



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.