[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v4] x86/HVM: support emulated UMIP
- To: Jan Beulich <jbeulich@xxxxxxxx>
- From: Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Date: Fri, 17 Mar 2023 15:29:35 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=VCTEUrqtvhf1waD6XKMAcgP3n+PWlr298pp7qEL7aVM=; b=AWZDms1h6oCqxhBn+nC2pFOT/oD+FHeNCRwtGuUNAGZ0SZ5V8nDxBThuHpr6aON0wvq3rmFqOazW4Jh/FGrdFuQX6W7h03wITB5KBMQg5o8R/+bMy55N9RyvDMENmrZUdWh/jHngLV2uspjV43wWrbYnv5HD0BOe448nTMRjXEQb9ErVYuIVWshuiyzxjRNkpFt8WDG+McUGST04Y+bOEGYPOn9Vu2sIL0/JR7scIpFINmzVCwcRqcPU3nCG7QqlDZktvApxDpRbytOwbVovVuwYF2EfhPndlZkj6sADptgLKuvubJLV8C3fthvX9REUsR1WwCmYUlLYeB+ZGkbZpw==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Li1STpA3tO9J1JF8VzoD1Kpb47Vw3njSad29OW/PLvWgaBv8Fewk1s3xDnLw/NCW7lSZFHoZJK8QDq4uU9/p41yhklKpjE32OA+qP6LkXn9sLbwk4smTWxC+ACeQBNq9z5fC0036mE3l5dbXT0WjZUmzJ787StEOLSdPCCnon2jDPNyX74cHkKFkTU53v1yMumFDq9dSZ4K0hUyvOWgbICwLrBUEpdboCo6teEQZUBtwz4iQtq0SS1N4MfPFe1WzsheK6Cq392cFzDN8ZYIvqbtzoZ1k+dnW+ne3Gd2rhdURHSyHBXGCPfcGZzZFZK0l5RXTk5lhW9NOrOplOVqNQw==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=citrix.com;
- Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Kevin Tian <kevin.tian@xxxxxxxxx>, Jun Nakajima <jun.nakajima@xxxxxxxxx>
- Delivery-date: Fri, 17 Mar 2023 14:30:08 +0000
- Ironport-data: A9a23:eDVd8KCpqTImZhVW//3iw5YqxClBgxIJ4kV8jS/XYbTApD53gjUCy zZJXTyGa6mKMzSgf4tyOtu+9B9UsZXRnINjQQY4rX1jcSlH+JHPbTi7wuUcHAvJd5GeExg3h yk6QoOdRCzhZiaE/n9BCpC48T8nk/nOHuGmYAL9EngZbRd+Tys8gg5Ulec8g4p56fC0GArIs t7pyyHlEAbNNwVcbyRFu8pvlDs15K6p4GhB4QRkDRx2lAS2e0c9Xcp3yZ6ZdxMUcqEMdsamS uDKyq2O/2+x13/B3fv8z94X2mVTKlLjFVDmZkh+AsBOsTAbzsAG6Y4pNeJ0VKtio27hc+ada jl6ncfYpQ8BZsUgkQmGOvVSO3kW0aZuoNcrLZUj2CA6IoKvn3bEmp1T4E8K0YIwo9t2LGNX2 MYjNDUSRCzEou7nx+uJRbw57igjBJGD0II3nFhFlGmcJ9B5BJfJTuPN+MNS2yo2ioZWB/HCa sEFaD1pKhPdfxlIPVRRA5U79AuqriCnL3sE9xTK/exuuzG7IA9ZidABNPLPfdOHX4NNl1uwr WPa5WXpRBodMbRzzBLcqiry2rCexH+TtIQ6Hp2TyKY02k+pwmlMLUQRZHi3/Nm2hRvrMz5YA wlOksY0loAw/kG2Stj2XzWjvWWJ+BUbXrJ4A+A8rQ2A1KfQywKYHXQfCC5MbsQ8s807TiBs0 UWG9/v2ARR/vbvTTmiSnp+XoC2zP24JLGYETS4CUQYBpdLkpekbjA/JCNBqE6e3j9j8MTD23 z2O6iM5gt0uYdUj0qy6+RXNhW2qr52QFgotvFyPBySi8x9zY5Oja8qw81/H4P1cLYGfCF6co HwDnMvY5+cLZX2QqBGwrCw2NOnBz5643Pf02jaDw7FJG+yRxkOe
- Ironport-hdrordr: A9a23:kha1kq71wPkbud5ILAPXwAzXdLJyesId70hD6qkQc3Fom62j5q WTdZEgvyMc5wx/ZJhNo7690cq7MBHhHPxOgbX5VI3KNGXbUQOTR72KhrGSoAEIdReeygZcv5 0QCZSXCrfLfCVHZRCR2njFLz4iquP3j5xBnY3lvhNQpZkBUdAZ0+9+YDzrdXFedU19KrcSMo GT3cZDryrIQwVtUizqbkN1OdQqvrfw5evbXSI=
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On Thu, Apr 15, 2021 at 11:47:42AM +0200, Jan Beulich wrote:
> There are three noteworthy drawbacks:
> 1) The intercepts we need to enable here are CPL-independent, i.e. we
> now have to emulate certain instructions for ring 0.
> 2) On VMX there's no intercept for SMSW, so the emulation isn't really
> complete there.
Then I'm afraid we can't set the bit in the max CPUID policy. What
about domains being migrated from a host that has UMIP to an Intel
host where UMIP is emulated? They would see a change in behavior in
SMSW, and the behavior won't match the ISA anymore.
Thanks, Roger.
|
