[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v4] x86: detect CMOS aliasing on ports other than 0x70/0x71


  • To: Roger Pau Monné <roger.pau@xxxxxxxxxx>
  • From: Jan Beulich <jbeulich@xxxxxxxx>
  • Date: Wed, 22 Mar 2023 10:55:42 +0100
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=V/jCCRcswiHE1pOCulr48GciekvLM2a4Zj1U2OVvOr0=; b=JEwJDL8blcWX94zBgvg09ELEUMOHs3tCdcbR5ecs0RQVPUo1T1v8NnkzT1oxfwj/jvMHMkuHkjOWGAasrob6d2wsASbSYcOMuanO6W0vBHiyHdZKD2lsj9ui/X49if2ZPrZmLMFo8H7SyHm8T5YtTTLtcOeZNmW2mMJYWgwvEjJ9RrPZ341atAmIV9Wk8nuu4Qg3kKD/xUECi+qaMiCMD31zjJhGF58YOxWA2/ZUsaUrKs6KXX0/79lle7P6ILd0s8m19PpoMbPntTj3/a+ot0ESx99jG2dBm+LoPon2mQ1NzlpzUprVZMkf/RvqsWSKzQCyQDrzYySXhLQpCSLCEw==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=dkiJIa5PYyjyQKsN2sQOeRVFSWaXZoCsN8Z8xN4Jrr+RzP1c9ESAV2zwpJU5e/mAzdB3dCZalbbCmjbmQJDuyojVVL0jAs8O7SyV9ARk03tUwTCSVfc+RfjHZsO0/AgGrp1X2a8MedflCE0Q2mSYWkpJBiGNCD2MHu/YiNST2Kz4oiFKNqegmsl341jP+pgxvFNxTbDBbniPoPR1/KXd/Ha2LurdxuhAyGuKgmhNwGPcuWGuRBciJpgAk6nIYRGwJzmXB/nQ32qeNZ4bmyR+oD4n/0j+3ptXNJW1NKXwyEHtXh+E9vAyoGBzvDJOPHxnuUzjxRDEix8MUpSqncJMng==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
  • Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Paul Durrant <paul@xxxxxxx>, Wei Liu <wl@xxxxxxx>
  • Delivery-date: Wed, 22 Mar 2023 09:56:00 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On 21.03.2023 15:12, Roger Pau Monné wrote:
> On Mon, Mar 20, 2023 at 09:32:26AM +0100, Jan Beulich wrote:
>> ... in order to also intercept Dom0 accesses through the alias ports.
> 
> I'm trying to get some documentation about this aliasing, but so far I
> haven't been able to find any.  Do you have any references of where I
> might be able to find it?

I think several ICH datasheet documents mention this. Right now I'm
looking at the ICH10 one (319973-003), section 13.6.1 ("I/O Register
Address Map" under "Real Time Clock Registers").

But such aliasing (really: lack of decoding) has been present on
various of the low 1024 ports from the very early days of x86. So we
may want to take care of such elsewhere as well, e.g. for the PIC
(where aforementioned doc also explicitly mentions the aliases).

>> Also stop intercepting accesses to the CMOS ports if we won't ourselves
>> use the CMOS RTC.
> 
> Could this create any concerns with the ability to disable NMIs if we
> no longer filter accesses to the RTC?

Hmm, that's a valid concern, but I'm not sure in how far we need to
be worried about giving Dom0 this level of control. As long as we
don't use it ourselves of course (I'm unaware of us using this
anywhere). If we're worried, we could continue to intercept port
0x70 alone, just to mask off the top bit for writes.

Jan



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.