[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v2 00/10] x86: support AVX512-FP16
- To: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Jan Beulich <jbeulich@xxxxxxxx>
- Date: Mon, 3 Apr 2023 16:56:11 +0200
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=hCUUEF17r9XW3dkx0a5vTv5SWd+1bdYAn0PcErwXMKY=; b=ARuvEzmApDObq3RFi38OlrGxxfnWI8BdYeD5W/UIbHSg9xPVIpO7Ct63yq75wBeuEX4J0cszOAQCdfrdbhJZQbaVCU+SyBcExF5Rj6DiQ45HYBQ6rbMJbDhsAGwIgzB9Uq8lQF2b8zQYPAQYx5p/5ldGSSZ8E03AcYxk0kmc6bvhB9Z5uhd4Oid4gzLSnPFfuWDupgy7mD6JKHqEOh55DpPdRpPmu41COtQPgn9nUf1qnLh+1eszdCRYdWXZNEOmKL/m1P4eBZydaCXuiad/66BHHD2SQi5QoGjW0hZkAPCThhai8Zs/x8gdskJLUvLbDyKwp6WF3heTa9gxQQUpJA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=hezAqPL86OnmI4MejXQqvnV4J4QmjgUxuIoLbrPRLyFIyRfycMRuJCCjiKWmTVgDyQQPrE/JJRedDSTwy2IUxYnd/KH2zPQ4PredvVwxtkENfr3eUb8IiYDhwY5GI9DSBrnR14ABkc6vsPHlZZve7CfRLuf0Pp5vf8j+Cy6UxgSdmZ/ub24N9Uw6qS0VreDxzqtizqIXFkY90fhHz3rECpB03wLX9BpSBebf2xowzEtYL2CsQ0qgUoWJj9sOrPVH1g/mdlxxqQtG0ATxfqU+7y5vb2Lr+xueOU4VmOSxJFgGshLhVwB1luBXbR5L1nQX89fqMuqdceMnrwhKzu6ttQ==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
- Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Delivery-date: Mon, 03 Apr 2023 14:56:32 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
While I (quite obviously) don't have any suitable hardware, Intel's
SDE allows testing the implementation. And since there's no new
state (registers) associated with this ISA extension, this should
suffice for integration.
01: handle AVX512-FP16 insns encoded in 0f3a opcode map
02: handle AVX512-FP16 Map5 arithmetic insns
03: handle AVX512-FP16 move insns
04: handle AVX512-FP16 fma-like insns
05: handle AVX512-FP16 Map6 misc insns
06: handle AVX512-FP16 complex multiplication insns
07: handle AVX512-FP16 conversion to/from (packed) int16 insns
08: handle AVX512-FP16 floating point conversion insns
09: handle AVX512-FP16 conversion to/from (packed) int{32,64} insns
10: AVX512-FP16 testing
I've re-based this ahead of the also pending AMX series (and,
obviously, ahead of the not even submitted yet KeyLocker one), in
the hope that this may find its way in sooner than that other series.
Jan
|
