[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 1/4] x86/microcode: Remove Intel's family check on early_microcode_init()


  • To: Jan Beulich <jbeulich@xxxxxxxx>, Alejandro Vallejo <alejandro.vallejo@xxxxxxxxx>
  • From: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
  • Date: Mon, 12 Jun 2023 18:31:13 +0100
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=TS8ynNx8FLzja69ZFZyk0fGzx6gKqj7dS1MuKlAK+Ns=; b=Ur6zXII2v6B6Tb9f8HA/VaYC2Lc5+jpIU0r/lGRa8MINcy+xkoP0KxXdclKKnaeitpBmPQ7SdwdnSY9VKz/auhj0xfDkza13YEXqVgSWHOAIymeUe+TKWbHO533xemCSpFGie2wamRkRcI5R9HQXh0UsPl8E6XmimfrxtbIZRvg+Q4lFFi/t2eMaxfLrYUbz5WCt0vF+tQe5UZlVjDVvsWIJ+0XAnOLGyDUmWy1AM5oMghM1mUWiCQagkzqvheTEz9IGlgUwCqWB4Gu7KQXj1G2Z27RhZJJ19gZdAhQLVp4hIOwItrzWFUrAeDlp/hpZ32Yo2cm/gkT2id7KupX/tA==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=E6L2OYD0mK4vQWHgekvT2tRgYlx6YHz6V71qk2iLWZW9+43VCwRbbooJSXfC17HCh0USvZkY/5qWquS6UY4xaEaNVsu9Phke4UUVRQ7SUvSDYPvDZoLgj9BpYWxleKgMDwFVehpO5RcWBEekgkojj3LAGjgl30AWEXMsP6y92BVh4PikFxEkXXMQm57U9EcE/e15J/uzgavi2+JVTM8YGiWwUYqs8nuZU6VCnjLYljfcB84a5F3xVJbr/GpxcqSYHTMDUGmxwJeqIHW83amlfJ6No9o34J2rQuGReeh67kgsmyocB7f+08xw874N6Otfs92WhgHAcnQeNWCS2S9cPg==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=citrix.com;
  • Cc: Roger Pau Monné <roger.pau@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • Delivery-date: Mon, 12 Jun 2023 17:31:50 +0000
  • Ironport-data: A9a23:8rbh9a0I8NzqsUWX1PbD5RNwkn2cJEfYwER7XKvMYLTBsI5bp2cEz mdLXT+Cb66LYGb1f40gPt7jo04AuMDQz9FmG1BrpC1hF35El5HIVI+TRqvS04F+DeWYFR46s J9OAjXkBJppJpMJjk71atANlVEliefTAOK6ULWeUsxIbVcMYD87jh5+kPIOjIdtgNyoayuAo tq3qMDEULOf82cc3lk8teTb8HuDgNyo4GlD5gJnP6gR1LPjvyJ94Kw3dPnZw0TQGuG4LsbiL 87fwbew+H/u/htFIrtJRZ6iLyXm6paLVeS/oiI+t5qK23CulQRrukoPD9IOaF8/ttm8t4sZJ OOhF3CHYVxB0qXkwIzxWvTDes10FfUuFLTveRBTvSEPpqFvnrSFL/hGVSkL0YMkFulfJ2oVy qwkMW80TyuBv+evw+KCaeN+v5F2RCXrFNt3VnBI6xj8VKxja7aTBqLA6JlfwSs6gd1IEbDGf c0FZDFzbRPGJRpSJlMQD5F4l+Ct7pX9W2QA9BTJ+uxqvi6Kk1UZPLvFabI5fvSjQ8lPk1nej WXB52njWTkRNcCFyCrD+XWp7gPKtXqiAdJISuXlp5aGhnWW+nVKM0c7DmeEsMaXo3ehWN9fF 0sbr39GQa8asRbDosPGdx+yrWOAvxUcc8FNCOB84waIooLd5wubD24IVDkHdtUisMI0QhQh0 liUk5XiAjkHmKKRYWKQ8PGTtzzaETgYKyoOaDEJSSMB4sL/u8cjgxTXVNFhHaWpyNrvFlnNL yuiqSE/g/AZi54N3qDip1Tf2Wvz/97OUxI/4RjRUiS99ARlaYW5Zouur1/G8fJHK4XfRV6E1 JQZp/WjACk1JcnlvESwrC8lQ9lFO97t3OXgvGNS
  • Ironport-hdrordr: A9a23:7mM40a4oZ3MHkUpPKwPXwMnXdLJyesId70hD6qkXc3Fom62j+/ xG+c5w6faaslcssR0b6LW90YO7MBThHOdOkO0s1NSZPDUO2lHHEGgK1+KL/9SHIVycygc379 YDT0ERMrLN5AhB5vrH3A==
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On 12/06/2023 4:16 pm, Jan Beulich wrote:
> On 05.06.2023 19:08, Alejandro Vallejo wrote:
>
>> --- a/xen/arch/x86/cpu/microcode/core.c
>> +++ b/xen/arch/x86/cpu/microcode/core.c
>> @@ -854,8 +854,14 @@ int __init early_microcode_init(unsigned long 
>> *module_map,
>>          break;
>>  
>>      case X86_VENDOR_INTEL:
>> -        if ( c->x86 >= 6 )
>> -            ucode_ops = intel_ucode_ops;
>> +        /*
>> +         * Intel introduced microcode loading with family 6. Because we
>> +         * don't support compiling Xen for 32bit machines we're guaranteed
>> +         * that at this point we're either in family 15 (Pentium 4) or 6
>> +         * (everything since then), so microcode facilities are always
>> +         * present.
>> +         */
>> +        ucode_ops = intel_ucode_ops;
>>          break;
>>      }
> There are many places where we make such connections / assumptions without
> long comments. I'd be okay with a brief one, but I'm not convinced we need
> one at all.

I agree.  I don't think we need a comment here.

I'd also tweak the commit message to say "All 64bit-capable Intel CPUs
are supported as far as microcode loading goes" or similar.  It's subtly
different IMO.

The Intel microcode driver already relies on 64bit-ness to exclude and
early case (on 32bit CPUs only) which lack Platform Flags.

I'm happy to fix both of these up on commit.

~Andrew



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.