[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 1/2] tools: Fix ifdef for aarch64 that should include also arm


  • To: Xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: Luca Fancellu <Luca.Fancellu@xxxxxxx>
  • Date: Thu, 22 Jun 2023 09:17:44 +0000
  • Accept-language: en-GB, en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=/iT1jjAVEfiGGvuLWwsW5PaSGT0h978FR69VclyTx2M=; b=SK4zY7w13TSAopSngHt0piy5Y9bDdnMrQCLyawm386UExDd1UeAioTDrFqI1/IwDWPPBENR9bXQc3Z5v9RE5I80fhN37+oykVxvOZhTYc+KxQmwUtki/b/9GB9TGTDfWUkYJQOsfCwoTJPdm3i8hH/EkgbllAValmPLtSGpvIyYwoY6DIU0MKq/T7VpmCg2MMqi0o/98yrtGG+jv/e/LjOP5l1u1E22eMnexdzZoO58VxBZeRM25JSuooCqPOX37VrNBVJuhO0OREquHwG9cwxrXzJceBL+5ZwHrmqqfLu22scwnJk4FFPrxku4ZrXXey591F3rHMwOvC8qrU+3twg==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=HRghKWFtQj2n1ms8KvXMpcwaCyx+3Jw4J0i5o1c9bAfg0vbd6V4OcWd7OvXm0d8pUElkWIHGCaMsgbvQTiSZACbhNYPimQFvtt1on1BX2h095lYk2Z7+6XC5/TN9P25Gm5zYQusgvRXMgPvRaRa+BvmS81XsMxovbfULrtwtTa+V1z0wpZCLjgkCSEDX1/vwvt0QstncapN2UgbeVPCdQJ+u/DfLCF6bE8jAf2Nte7ToVtHmYnreDLGXLJDhyp8BSToq1g51aavIY2eQH6NDiBEJEH4EcVycqnozAURRUw6OFjWUROeqcmxMORFtciKJqfx9J3SCMcpS7CsPdhyRXg==
  • Authentication-results-original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
  • Cc: Bertrand Marquis <Bertrand.Marquis@xxxxxxx>, Wei Chen <Wei.Chen@xxxxxxx>, Wei Liu <wl@xxxxxxx>, Anthony PERARD <anthony.perard@xxxxxxxxxx>, Marek Marczykowski-Górecki <marmarek@xxxxxxxxxxxxxxxxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
  • Delivery-date: Thu, 22 Jun 2023 09:18:07 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Nodisclaimer: true
  • Original-authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
  • Thread-index: AQHZmhGAbKd3CRm5gUS5RUtvHum0Za+WoJ4A
  • Thread-topic: [PATCH 1/2] tools: Fix ifdef for aarch64 that should include also arm


> On 8 Jun 2023, at 14:59, Luca Fancellu <Luca.Fancellu@xxxxxxx> wrote:
> 
> Commit 56a7aaa16bfe introduced some SVE related code that is protected by
> '#if defined(__aarch64__)', the issue is that this doesn't take into
> consideration when the toolstack is compiled for an arm32 Dom0 running on
> an arm64 platform, it should be able to create SVE enabled guests but with
> the current code it's not.
> 
> So fix the issue by compiling the code when the toolstack is compiled for
> both arm32 and arm64.
> 
> Fixes: 56a7aaa16bfe ("tools: add physinfo arch_capabilities handling for Arm")
> Signed-off-by: Luca Fancellu <luca.fancellu@xxxxxxx>
> Reported-by: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
> ---

Hi all,

Is there any chance to have this one reviewed by the end of the month?
I’m asking because I have a Jira task attached to this patch and my PM is 
chasing me :)

If it’s not possible it’s fine either and I’ll have just to report that.

Cheers,
Luca


> tools/include/xen-tools/arm-arch-capabilities.h | 2 +-
> tools/python/xen/lowlevel/xc/xc.c               | 2 +-
> tools/xl/xl_info.c                              | 2 +-
> 3 files changed, 3 insertions(+), 3 deletions(-)
> 
> diff --git a/tools/include/xen-tools/arm-arch-capabilities.h 
> b/tools/include/xen-tools/arm-arch-capabilities.h
> index 3849e897925d..4aa4c6c34a99 100644
> --- a/tools/include/xen-tools/arm-arch-capabilities.h
> +++ b/tools/include/xen-tools/arm-arch-capabilities.h
> @@ -14,7 +14,7 @@
> static inline
> unsigned int arch_capabilities_arm_sve(unsigned int arch_capabilities)
> {
> -#if defined(__aarch64__)
> +#if defined(__arm__) || defined(__aarch64__)
>     unsigned int sve_vl = MASK_EXTR(arch_capabilities,
>                                     XEN_SYSCTL_PHYSCAP_ARM_SVE_MASK);
> 
> diff --git a/tools/python/xen/lowlevel/xc/xc.c 
> b/tools/python/xen/lowlevel/xc/xc.c
> index 491e88977fd3..e14e223ec903 100644
> --- a/tools/python/xen/lowlevel/xc/xc.c
> +++ b/tools/python/xen/lowlevel/xc/xc.c
> @@ -911,7 +911,7 @@ static PyObject *pyxc_physinfo(XcObject *self)
>                            "hw_caps",          cpu_cap,
>                            "virt_caps",        virt_caps);
> 
> -#if defined(__aarch64__)
> +#if defined(__arm__) || defined(__aarch64__)
>     if ( objret ) {
>         unsigned int sve_vl_bits;
>         PyObject *py_arm_sve_vl;
> diff --git a/tools/xl/xl_info.c b/tools/xl/xl_info.c
> index ddc42f96b979..72e87eac46d1 100644
> --- a/tools/xl/xl_info.c
> +++ b/tools/xl/xl_info.c
> @@ -226,7 +226,7 @@ static void output_physinfo(void)
>         );
> 
>     /* Print arm SVE vector length only on ARM platforms */
> -#if defined(__aarch64__)
> +#if defined(__arm__) || defined(__aarch64__)
>     maybe_printf("arm_sve_vector_length  : %u\n",
>          arch_capabilities_arm_sve(info.arch_capabilities)
>         );
> -- 
> 2.34.1
> 
> 


 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.