[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: 4.17 backports
- To: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
- From: Jan Beulich <jbeulich@xxxxxxxx>
- Date: Wed, 30 Aug 2023 11:06:31 +0200
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=a9LJRpR2QIOSfC5C3oBzNjmcOF4DcpNj+MY0YrvSkc8=; b=CUDvei+k0m/jX1UW6jO8PF+GMtXhGKBoDu6PZ5hthA335lhTck3J23UsXImwt+wjpoaZc4v+H4c5JjIJ8qAii/AlAc7P0NBmsPfwqvR8v3oa4a+OKRGfOzq7XCBzlDhJWH91QGq5dXPLSQ4lw/Ws1eAFkKYer2xXCe4Q+hyXSMN6TtAmjttZNDnm0gAXgnFc9qPtPS//5TT7xu6NpcOGR8W6N7R5mXOcszuDDQTXI11Jfx40tuRu0rpn8ik1J1q/5U2eMz4NS4TRIsT5aC6zeGEA+g2ZGSNxeoY6Es+UQ3WCVGMeX9svC0apkAIvqjd0MVaz8Yr5Y5KqTgkFme8Oug==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=RT5yUVbYdScfT8PTBOl5qx6VlcUQEsQBtuVIzPDSJmtoxiGiwVjKiERLzgkKOJOjdofYf8La5UftWfhi2TvLJVTTO1+tS0PTkTJfKo7VD4DfPgMNar+93fBdi2jTYzzDkXqxyUuLGbjQXAUg+YiYhIXENrxpS9r7p5bSkeC4r5+MWH9Lrm9zD2JXj2rg/v4EB2Xe8VC+OzlvpzWvqTyXFTTzmj45hAeeq1d4GFReNPmm4PmqcxU1j2ps4KKukLSdTpS5zSIyQWHE+przdm/7L9FrSzl9D9u1Z010twk2PSR3UNOpKxa213I4NwN57lgIQttYySvSWJ2xC3dKZqHpVw==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
- Cc: Roger Pau Monné <roger.pau@xxxxxxxxxx>, xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- Delivery-date: Wed, 30 Aug 2023 09:06:48 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 22.08.2023 21:25, Andrew Cooper wrote:
> Looking at the patchqueue, the following should be considered for backport:
>
> 19c6cbd90965 xen/vcpu: ignore VCPU_SSHOTTMR_future
I will admit I'm a little hesitant here, for being an ABI change (even
if to the better), but I guess I'll still include it.
> 0946068e7fae x86/head: check base address alignment
> eaa324bfebcf x86/trampoline: load the GDT located in the trampoline page
Reading its description again, this was done merely for consistency. It
doesn't read as if it fixed anything.
> aab4b38b5d77 xenalyze: Handle start-of-day ->RUNNING transitions
> c81b287e00b1 xenalyze: Basic TRC_HVM_EMUL handling
While the former of these two clearly is a bug fix, the latter looks to
be more like functionality addition. IOW I'm not convinced here.
> 813da5f0e73b x86/ioapic: sanitize IO-APIC pins before enabling lapic
> LVTERR/ESR
> cdc48cb5a74b x86/ioapic: add a raw field to RTE struct
> ef7995ed1bcd x86/ioapic: RTE modifications must use ioapic_write_entry
> a478b38c01b6 iommu/vtd: rename io_apic_read_remap_rte() local variable
> 3e033172b025 x86/iommu: pass full IO-APIC RTE for remapping table update
These I really merely didn't want to take right away. Now that they've
been there for a month, I'll include them.
Jan
|
