[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH] xen/arm: gicv3: clean up GICD_CTRL write
- To: <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Stewart Hildebrand <stewart.hildebrand@xxxxxxx>
- Date: Wed, 22 Nov 2023 09:46:00 -0500
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0)
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ND3kpUc/XG/zhQFrLsJ9EU9dpoeoL3DZZammnY73ba4=; b=Y0vNBGJ87vn+nY1T1P7pX8Gtyg08DULamDjgf4S7vRP6KPuLz2TVSuCLLBf8wt1Z478u4qtj+OxQsFRZXRhfaXa1smPIkJgmgljpS0ffQsnFlzRus3NhhgdMPKumuBVPIXi1PTD5tWDnH8CZj45wsEakGQ0MKUtF9a8FZamLP4dscj4P4zypm1M1qhJ/xt7OrSlgmzr/NpPDFCVMjHXdUNf2zaT6pkvU38Vg5ba8WlaCGsVaqOqTa6OzSjs/95KERSeP5jDa9tnx9DDvnB85vgK6VXELntDcI2/3xjSXmAm8+Dahu6BcalqQGa1SkM7CfiwaUJRgbYwh7ZGmHM46Aw==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=l/pkeZeaA4v7mLHqRSpuBrpYRr3dEIpUhb+RXVFGR+fIdQxVThkruuiknL+VAbf7s2ewFR8wz2RR10i9ha0kIGJV6+qqPHfyq8ah3ARduO88IYDjlyqCQpVbVyUGd0nYeZQe/o2JpTscH8uCpjBs/FtrrTUENOcPM60Absg3/Q4vxbfynUbWD4JXEcLaxEUV8kriLzPZWVD48rCC1lQfCA6sWdNy05mfE+WonuaYEfhFhcSv0SFB/ZF+nxS1SADnTAvc4bAnmLCvxTzHNv6poFPUC/kvrH0aVWdaJBbPcXLzQREfHtnPhly0sULbLfJOW7UZ19j2u2bdad0iQt8Liw==
- Cc: Stewart Hildebrand <stewart.hildebrand@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Bertrand Marquis <bertrand.marquis@xxxxxxx>, Michal Orzel <michal.orzel@xxxxxxx>, "Volodymyr Babchuk" <Volodymyr_Babchuk@xxxxxxxx>
- Delivery-date: Wed, 22 Nov 2023 14:46:24 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
GICD_CTL_ENABLE is a GICv2 bit. Remove it. The definitions of
GICD_CTL_ENABLE and GICD_CTLR_ENABLE_G1 are identical, so the value
written is unchanged.
Signed-off-by: Stewart Hildebrand <stewart.hildebrand@xxxxxxx>
---
xen/arch/arm/gic-v3.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/xen/arch/arm/gic-v3.c b/xen/arch/arm/gic-v3.c
index 172ff8c005ff..9b35a8c8a735 100644
--- a/xen/arch/arm/gic-v3.c
+++ b/xen/arch/arm/gic-v3.c
@@ -633,8 +633,8 @@ static void __init gicv3_dist_init(void)
gicv3_dist_wait_for_rwp();
/* Turn on the distributor */
- writel_relaxed(GICD_CTL_ENABLE | GICD_CTLR_ARE_NS |
- GICD_CTLR_ENABLE_G1A | GICD_CTLR_ENABLE_G1, GICD + GICD_CTLR);
+ writel_relaxed(GICD_CTLR_ARE_NS | GICD_CTLR_ENABLE_G1A |
+ GICD_CTLR_ENABLE_G1, GICD + GICD_CTLR);
/* Route all global IRQs to this CPU */
affinity = gicv3_mpidr_to_affinity(smp_processor_id());
base-commit: c22fe7213c9b1f99cbc64c33e391afa223f9cd08
--
2.43.0
|
