[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [RFC KERNEL PATCH v2 2/3] xen/pvh: Unmask irq for passthrough device in PVH dom0


  • To: Roger Pau Monné <roger.pau@xxxxxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>
  • From: "Chen, Jiqian" <Jiqian.Chen@xxxxxxx>
  • Date: Wed, 13 Dec 2023 07:14:40 +0000
  • Accept-language: en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=9yRMuZTO92HjjP9nofExiqlYtPA+XYQvpt//WQYZ2+w=; b=bkXnU+nsrxSrwUxH5JpMqKxOfguv5/QI8P9Lk+h4ICB5KhazYrwKVhmp8gTsTC9LyZp44bW//NuaBB78c+pflmNmny7WFsjDUPEdzDpxbamScvpUen2wDo8MXi4Mtsj1MxAydVBOWHVlW8/qTmj1HvNot40kCpoRSI8FiLzdg37ty7xS/dHFU1RWcHbfisf3+Fr8cVSB6J9LZkAc6hZlwnwFOC+OAVTYcWyTcRXy7UmxZpzrXZW2hMdK2I7a+d5tKZ2TSTd8HlzS/ys1K2dEIKc7x79l9eGtrhmBUlEmVCFiBSazObkD2wjaSs+6VeCWNvjzXMUl6h1OGcKKDjTLkw==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=iA+L6lSi3Mxr1IB3DRpBdt5vNxLu1rB5Ucnihd6IzcCWYTOpzfiyrlppc+33SDAsfzq8+Izep9w29LgSd1P4OJgRTmzf2d4bBjH0Yo2bfxgnyC8E58Ad3BUqmJ0qPvRMAHm1olNQKM3EXSa5z3LT/ohz193rktOXSBHiQpCgkpKRUn3ZEDB2PqPkvMWSw3AtCf/6j/gyHfzKXjDarWIJ9N4da6zSbq0VtAmF3LpDXLPVgs3dl5D01zMRvEFfIi91zofQKUCoxpfv7UnK29tWiCIpfOpjDiAnAOu1/OfReU9BxuDsK6C53dGH6hoJl5zr0VXQmFePz/b+zwwaGMCeXg==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=amd.com;
  • Cc: Stefano Stabellini <sstabellini@xxxxxxxxxx>, Juergen Gross <jgross@xxxxxxxx>, Oleksandr Tyshchenko <oleksandr_tyshchenko@xxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, "linux-kernel@xxxxxxxxxxxxxxx" <linux-kernel@xxxxxxxxxxxxxxx>, "Huang, Ray" <Ray.Huang@xxxxxxx>, "Chen, Jiqian" <Jiqian.Chen@xxxxxxx>
  • Delivery-date: Wed, 13 Dec 2023 07:14:54 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Thread-index: AQHaHsGdlNZnjmvNCkucW725DqxYz7CSRC+AgADLdgCAALwOgIAAX9AAgAE42ICAA5dDgIAAxsiAgAC4TACAABRoAIABzBGAgAf5bQCAATuOgP//4n+AgAANqwCAABvwgIAAAHmAgAAFlQCAAczKgA==
  • Thread-topic: [RFC KERNEL PATCH v2 2/3] xen/pvh: Unmask irq for passthrough device in PVH dom0

On 2023/12/12 19:39, Roger Pau Monné wrote:
> On Tue, Dec 12, 2023 at 12:19:49PM +0100, Jan Beulich wrote:
>> On 12.12.2023 12:18, Roger Pau Monné wrote:
>>> On Tue, Dec 12, 2023 at 10:38:08AM +0100, Jan Beulich wrote:
>>>> (I think the Cc list is too long here, but then I don't know who to
>>>> keep and who to possibly drop.)
>>>>
>>>> On 12.12.2023 09:49, Roger Pau Monné wrote:
>>>>> On Tue, Dec 12, 2023 at 06:16:43AM +0000, Chen, Jiqian wrote:
>>>>>> On 2023/12/11 23:45, Roger Pau Monné wrote:
>>>>>>> On Wed, Dec 06, 2023 at 06:07:26AM +0000, Chen, Jiqian wrote:
>>>>>>>> +static int xen_pvh_setup_gsi(gsi_info_t *gsi_info)
>>>>>>>> +{
>>>>>>>> +       struct physdev_setup_gsi setup_gsi;
>>>>>>>> +
>>>>>>>> +       setup_gsi.gsi = gsi_info->gsi;
>>>>>>>> +       setup_gsi.triggering = (gsi_info->trigger == 
>>>>>>>> ACPI_EDGE_SENSITIVE ? 0 : 1);
>>>>>>>> +       setup_gsi.polarity = (gsi_info->polarity == ACPI_ACTIVE_HIGH ? 
>>>>>>>> 0 : 1);
>>>>>>>> +
>>>>>>>> +       return HYPERVISOR_physdev_op(PHYSDEVOP_setup_gsi, &setup_gsi);
>>>>>>>> +}
>>>>>>>
>>>>>>> Hm, why not simply call pcibios_enable_device() from pciback?  What
>>>>>> pcibios_enable_device had been called when using cmd "xl 
>>>>>> pci-assignable-add sbdf" from pciback. But it didn't do map_pirq and 
>>>>>> setup_gsi.
>>>>>> Because pcibios_enable_device-> pcibios_enable_irq-> 
>>>>>> __acpi_register_gsi(acpi_register_gsi_ioapic PVH specific)
>>>>>>> you are doing here using the hypercalls is a backdoor into what's done
>>>>>>> automatically by Xen on IO-APIC accesses by a PVH dom0.
>>>>>> But the gsi didn't be unmasked, and vioapic_hwdom_map_gsi is never 
>>>>>> called.
>>>>>> So, I think in pciback, if we can do what vioapic_hwdom_map_gsi does.
>>>>>>
>>>>>
>>>>> I see, it does setup the IO-APIC pin but doesn't unmask it, that's
>>>>> what I feared.
>>>>>
>>>>>>> It will be much more natural for the PVH dom0 model to simply use the
>>>>>>> native way to configure and unmask the IO-APIC pin, and that would
>>>>>>> correctly setup the triggering/polarity and bind it to dom0 without
>>>>>>> requiring the usage of any hypercalls.
>>>>>> Do you still prefer that I called unmask_irq in pcistub_init_device, as 
>>>>>> this v2 patch do?
>>>>>> But Thomas Gleixner think it is not suitable to export unmask_irq.
>>>>>
>>>>> Yeah, that wasn't good.
>>>>>
>>>>>>>
>>>>>>> Is that an issue since in that case the gsi will get mapped and bound
>>>>>>> to dom0?
>>>>>> Dom0 do map_pirq is to pass the check xc_domain_irq_permission()-> 
>>>>>> pirq_access_permitted(), 
>>>>>
>>>>> Can we see about finding another way to fix this check?
>>>>>
>>>>> One option would be granting permissions over the IRQ in
>>>>> PHYSDEVOP_setup_gsi?
>>>>
>>>> There's no domain available there, and imo it's also the wrong interface to
>>>> possibly grant any permissions.
>>>
>>> Well, the domain is the caller.
>>
>> Granting permission to itself?
> 
> See below in the previous email, the issue is not with the
> permissions, which are correctly assigned from
> dom0_setup_permissions(), but the usage of domain_pirq_to_irq() in
> pirq_access_permitted() as called by XEN_DOMCTL_irq_permission.
> There's no need to play with the permissions at all.
Yes, the problem is pci_add_dm_done-> xc_domain_irq_permission-> 
XEN_DOMCTL_irq_permission-> pirq_access_permitted->domain_pirq_to_irq->return 
irq is 0, so it failed.
I am think that since the PVH doesn't use pirq, can we just skip this 
irq_permission check for PVH?

> 
> Regards, Roger.

-- 
Best regards,
Jiqian Chen.

 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.