[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH] xen/spinlock: Adjust LOCK_DEBUG_INITVAL to placate MISRA
- To: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
- From: Luca Fancellu <Luca.Fancellu@xxxxxxx>
- Date: Wed, 10 Apr 2024 21:23:09 +0000
- Accept-language: en-GB, en-US
- Arc-authentication-results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com])
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
- Arc-message-signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=KtjdVxjrlIEy/RjoAtV4Lx00phKPUM+IughvFEq9Gc0=; b=gzUu+lNnXFPZ1rn7EspLsu/Gt9UwqdDJc9usSh1iOz/eHoqZPohD7x2zcBnZgystd3dAovVNTFKqw4QBTGN4NjBOjcGnNK1SlZkwFCGyb+UuxCQYgFmYyZ1qZaRnJHLbUKRvKGG5acCbQO5wwmDC/oCo+BjBI5XMD3yY3xxbxIr9O4bx1gPFlguHcEK4q3q1EJyS4v3BvCw5k2Qt36xDB6Uh5CzA9dqT4oGJw3ttIdfhOLXrI8q/vL5YVnh8lgm/XWvHoClkof0wVftFhY+L5B/9dY5jyIqXWIvs4jKbqOu/lGoCvWG30aJPR5ikAQ/hnYlU/0sdJO4PFgaFjlD5gw==
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=KtjdVxjrlIEy/RjoAtV4Lx00phKPUM+IughvFEq9Gc0=; b=OXvC9as8IrBnbLBM4iH7HOl3ITeKrTjjuTEik769IZ4TyulYl9/gwwqxJDLyjY3V4Cw6HlM9jCQWjK7omqfwsU5EDiZzk2nfmnH10WOZqdFGALz1sjFgsoVCgidypTJnKLhkJB+Tl1gOInpBJEUzUAXAAYqsvjIU3zFQbEo0IbhRexPLjLJCjLICofJhFlEDYL145pWKLdVUAWAklpTXkl1wyl9kxNdMMjqIPyC2Ic8Jy5SsK96eA8dEDYRv3OB+NssWauWKjjAxr412SK9glOYSLR6RJ1jVYtdGIH3Rm30d+f8kpZyboXQQTxW4Jezra/dP/LAIZXH1d0XmBig+tA==
- Arc-seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=mF5+9ZQqeg548MgnDfNp4P5SF6B5c35ZZv6t1GeU4X4j6CiDNHFe9DWZ4HE7An8AuC+1u0+pkOxmx0io0OZFD9KeF/OWliznDC6WkcfcQ7HyDJ52NcPM7IunXKJwnHmz2S7v3N12gQCJay/cHoAYetB/bVrJcmrJFG/oPEpXpOJE8R1Tr3m8vPZ5IaTX2pV3EDU7Qz6gGfpgAssiGbfgpuHYneOSGRc9ruZ+LUB6mBwcTMd0fd1/UhlX5IhoFMbjve8zK2LC4swxhUGV/04xntgSfH/kp50z+TLVNbcZ36uh5IAjmmfRf9zSqP5bEJtV+QT+7Du7i1/7kI4ujYo3Ow==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=hMRIvm5ZqILvmAz3IVt3mq8YQWD1zP8LxDEtfmCi8cjdVp38pixe1u6RdX4Qz3DNJzwop2Pvs9TfO4yPVD1/OdJhDDq0ZW2XZGV3Y+hb5Jlntxm+RSkvuebzdRqwBqZBoxZQFdUe4H8bdlkTN0DQ2j7SwZ4TRE3LFA/7BAsbML0ooWl5BqHozapLM7NdPOkZZRPk5QLAPbP6woG6ZDWGbMOy+emXvdPelcYKKro8D5bIFAWsewI5WMkhHDREcPu6UmXpz/vJ0Pscf88tjFs8kZjOV8G/NFhNsgMOeMS5Q0WRWswgD7XrgaKX0vjL4MRS9bOzM+s69pGSRTtkUsMxig==
- Cc: Xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>, George Dunlap <George.Dunlap@xxxxxxxxxx>, Jan Beulich <JBeulich@xxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Juergen Gross <jgross@xxxxxxxx>, "consulting @ bugseng . com" <consulting@xxxxxxxxxxx>, Roberto Bagnara <roberto.bagnara@xxxxxxxxxxx>, Federico Serafini <federico.serafini@xxxxxxxxxxx>, Nicola Vetrini <nicola.vetrini@xxxxxxxxxxx>
- Delivery-date: Wed, 10 Apr 2024 21:23:35 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Nodisclaimer: true
- Thread-index: AQHai35ZGujeX/vlNEOnzpRmbshCIbFiA4cA
- Thread-topic: [PATCH] xen/spinlock: Adjust LOCK_DEBUG_INITVAL to placate MISRA
> On 10 Apr 2024, at 20:35, Andrew Cooper <andrew.cooper3@xxxxxxxxxx> wrote:
>
> Resolves an R7.2 violation.
>
> Fixes: c286bb93d20c ("xen/spinlock: support higher number of cpus")
> Signed-off-by: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
Yes makes sense
Reviewed-by: Luca Fancellu <luca.fancellu@xxxxxxx>
|
