[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [RFC] x86/HVM: stdvga caching mode


  • To: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
  • From: Jan Beulich <jbeulich@xxxxxxxx>
  • Date: Thu, 5 Sep 2024 13:47:25 +0200
  • Autocrypt: addr=jbeulich@xxxxxxxx; keydata= xsDiBFk3nEQRBADAEaSw6zC/EJkiwGPXbWtPxl2xCdSoeepS07jW8UgcHNurfHvUzogEq5xk hu507c3BarVjyWCJOylMNR98Yd8VqD9UfmX0Hb8/BrA+Hl6/DB/eqGptrf4BSRwcZQM32aZK 7Pj2XbGWIUrZrd70x1eAP9QE3P79Y2oLrsCgbZJfEwCgvz9JjGmQqQkRiTVzlZVCJYcyGGsD /0tbFCzD2h20ahe8rC1gbb3K3qk+LpBtvjBu1RY9drYk0NymiGbJWZgab6t1jM7sk2vuf0Py O9Hf9XBmK0uE9IgMaiCpc32XV9oASz6UJebwkX+zF2jG5I1BfnO9g7KlotcA/v5ClMjgo6Gl MDY4HxoSRu3i1cqqSDtVlt+AOVBJBACrZcnHAUSuCXBPy0jOlBhxPqRWv6ND4c9PH1xjQ3NP nxJuMBS8rnNg22uyfAgmBKNLpLgAGVRMZGaGoJObGf72s6TeIqKJo/LtggAS9qAUiuKVnygo 3wjfkS9A3DRO+SpU7JqWdsveeIQyeyEJ/8PTowmSQLakF+3fote9ybzd880fSmFuIEJldWxp Y2ggPGpiZXVsaWNoQHN1c2UuY29tPsJgBBMRAgAgBQJZN5xEAhsDBgsJCAcDAgQVAggDBBYC AwECHgECF4AACgkQoDSui/t3IH4J+wCfQ5jHdEjCRHj23O/5ttg9r9OIruwAn3103WUITZee e7Sbg12UgcQ5lv7SzsFNBFk3nEQQCACCuTjCjFOUdi5Nm244F+78kLghRcin/awv+IrTcIWF hUpSs1Y91iQQ7KItirz5uwCPlwejSJDQJLIS+QtJHaXDXeV6NI0Uef1hP20+y8qydDiVkv6l IreXjTb7DvksRgJNvCkWtYnlS3mYvQ9NzS9PhyALWbXnH6sIJd2O9lKS1Mrfq+y0IXCP10eS FFGg+Av3IQeFatkJAyju0PPthyTqxSI4lZYuJVPknzgaeuJv/2NccrPvmeDg6Coe7ZIeQ8Yj t0ARxu2xytAkkLCel1Lz1WLmwLstV30g80nkgZf/wr+/BXJW/oIvRlonUkxv+IbBM3dX2OV8 AmRv1ySWPTP7AAMFB/9PQK/VtlNUJvg8GXj9ootzrteGfVZVVT4XBJkfwBcpC/XcPzldjv+3 HYudvpdNK3lLujXeA5fLOH+Z/G9WBc5pFVSMocI71I8bT8lIAzreg0WvkWg5V2WZsUMlnDL9 mpwIGFhlbM3gfDMs7MPMu8YQRFVdUvtSpaAs8OFfGQ0ia3LGZcjA6Ik2+xcqscEJzNH+qh8V m5jjp28yZgaqTaRbg3M/+MTbMpicpZuqF4rnB0AQD12/3BNWDR6bmh+EkYSMcEIpQmBM51qM EKYTQGybRCjpnKHGOxG0rfFY1085mBDZCH5Kx0cl0HVJuQKC+dV2ZY5AqjcKwAxpE75MLFkr wkkEGBECAAkFAlk3nEQCGwwACgkQoDSui/t3IH7nnwCfcJWUDUFKdCsBH/E5d+0ZnMQi+G0A nAuWpQkjM1ASeQwSHEeAWPgskBQL
  • Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Paul Durrant <paul@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
  • Delivery-date: Thu, 05 Sep 2024 11:47:36 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On 05.09.2024 12:41, Andrew Cooper wrote:
> On 05/09/2024 11:33 am, Jan Beulich wrote:
>> Hello,
>>
>> I happened to spot a ~14y old revert of the crucial hunk of the ~16y old
>> 551ceee97513 ("x86, hvm: stdvga cache always on") in our patch set,
>> supposedly to deal with text mode corruption when Linux is booted without
>> any "vga=" option, and when - after the GUI is up - the console is
>> switched back to one of the text mode ones.
>>
>> My immediate reaction was that we shouldn't be carrying such privately.
>> Yet after some playing with it I'm now at the point where I'm wondering
>> why we have that caching mode in the first place. It looks to hardly ever
>> come into use:
>> 1) As of 68e1183411be ("libxc: introduce a xc_dom_arch for hvm-3.0-x86_32
>>    guests") caching mode is disabled from start-of-day, due the disabling
>>    being unconditional in hvm/save.c:arch_hvm_load(). That can of course
>>    be worked around, but then 2).
>> 2) In the course of setting up VGA, REP STOS (maybe REP MOVS) are
>>    apparently used by both SeaBIOS and ROMBIOS, as can be derived from
>>    stdvga_mem_accept() always hitting the "if ( p->dir == IOREQ_WRITE &&
>>    p->count > 1 )" path while BIOS initializes.
>>
>> Further:
>> 3) 551ceee97513 ("x86, hvm: stdvga cache always on") bumped the maximum
>>    range of "mapped" VRAM from 64k to 128k, yet without growing vram_page[].
>>    Afaict in mode 0 (full 128k accessible at A0000-BFFFF) vram_get{b,l}()
>>    now misbehave.
>> 4) d1b531631515 ("x86/hvm: unconditionally buffer writes to VRAM") likely
>>    went too far (or not far enough) in bypassing write handling, yet then
>>    still allowing reads to be serviced from possibly stale cache, when
>>    ->stdvga goes first off and later back on, without ->cache changing
>>    state.
>> 5) 22a1fbb575df ("x86/hvm: make sure stdvga cache cannot be re-enabled")
>>    likely went too far. Surely there are cases (VRAM clearing at the very
>>    least) after which VRAM state is known again, and hence caching could
>>    in principle be re-enabled.
>>
>> Before I go and try to fix all of the above, I'd like to collect views
>> towards simply ripping out that caching mode, vastly simplifying the
>> source file in question.
> 
> STDVGA caching is primarily (exclusively?) an optimisation for Windows XP.
> 
> WinXP was written pre-virt, and wastes an awful lot of time rendering
> its boot animation with IN/OUT.

IN/OUT aren't accelerated at all; we merely intercept them to be able to
"snoop" values of OUTs. But I question that WinXP (or Win2K as Paul
suggested) did its actual rendering using IN/OUT, and this then having
been improved by the caching I'm talking about here (see below). IN/OUT
processing, as said, doesn't touch the MMIO cache at all.

> The "caching" (really, putting them in the bufioreq ring, rather than
> blocking for qemu on every access) made a good 10-20s improvement in VM
> boot performance if memory serves, not to mention dom0 load when booting
> multiple VMs in parallel.

Well, I'm talking about dropping caching, not the use of the bufioreq
ring. That is - we'd keep intercepting MMIO, merely directing writes the
bufioreq route, without any other internal processing / state recording.

Jan



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.