[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[XEN][PATCH v2 0/3] x86/hvm: vmx: refactor cache disable mode code


  • To: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: Grygorii Strashko <grygorii_strashko@xxxxxxxx>
  • Date: Fri, 7 Nov 2025 15:04:59 +0000
  • Accept-language: en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=epam.com; dmarc=pass action=none header.from=epam.com; dkim=pass header.d=epam.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=avySyVoUNnEQXlDAooPk+JX3+HVzZzILNmAQk4gwOnc=; b=PvhErX/FxLTmp2BhRMQIEX+zrrgW0yoC6FqrT7P0bvW38MpqDjv3/Wj7lnMYhknC1HLzTdtbVoRDg+gN/gZIglkqEbeukh1WChaqjpf/r8Vj6FGzOkv0tZ95SIcIFPCTSzrAJwF5f5c9gpSGRU0JU3ub/W83/ywYdWwsKEY2CpOo40AsVdq+aZA4nYLzqwM82BlMCc3WOvpojSlxs+UvboXwCal7YlgIVeKHOzbBSLPzcMj5eVf4eXhzdKZov01pAAA9yGk0TG6VOv6d48ev8SAr1tTOVy85tVeuwvz+QdmOdyXLQZTbTVUM8rCCu06XKimGSEIYvYFP6TVWam54Xg==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=rH87iHK389YV3KQJR/ByOpMwwbGgMWu6rz7WARhv0FWZQO2eeNBdk8OFjqCbEX/Pw4/cdq5lRDHdSDAjDKwz5yNlDrlaecaDMeohQdbtoRNqDdSSWtxMvxu0yeXNGsme+RocuBaxqUb0lwqb8IooFIpH1V3qfwJOBiWMfYjHSd+Ld6m1jygblyfw0DXZcg4pI9qbOIgVnlWy2xcJvwgUAvbmE8BqHLZZFZUHRHO3oivGpr994deHJ30oggbNuQMujdSB2X7HfPPHlJCkjjRN0opNiBzH6e5AoIn7sLg/fPSlkcyMv3vgJChRZbHmJQ+p1eAGtId5xUkUhdTQlhqTHQ==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=epam.com;
  • Cc: Grygorii Strashko <grygorii_strashko@xxxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Tim Deegan <tim@xxxxxxx>, Jason Andryuk <jason.andryuk@xxxxxxx>, Teddy Astie <teddy.astie@xxxxxxxxxx>
  • Delivery-date: Fri, 07 Nov 2025 15:05:05 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Thread-index: AQHcT/fi4fFafA7ovEOjKlx2k25ReA==
  • Thread-topic: [XEN][PATCH v2 0/3] x86/hvm: vmx: refactor cache disable mode code

From: Grygorii Strashko <grygorii_strashko@xxxxxxxx>

The cache disable mode code (hvm_shadow_handle_cd()) is relevant only for Intel 
VT-x (VMX),
hence:
- move hvm_shadow_handle_cd()/ hvm_set_uc_mode()/domain_exit_uc_mode() in VMX 
code
- account for SHADOW_PAGING when use hvm_shadow_handle_cd()
- move cache disable mode data into VMX specific structures

Based on discussion [1].

[1] 
https://patchwork.kernel.org/project/xen-devel/patch/20251023151903.560947-1-grygorii_strashko@xxxxxxxx/

v1: 
https://patchwork.kernel.org/project/xen-devel/cover/20251029235448.602380-1-grygorii_strashko@xxxxxxxx/

Grygorii Strashko (3):
  x86/hvm: move hvm_shadow_handle_cd() to vmx code
  x86/hvm: vmx: account for SHADOW_PAGING when use
    hvm_shadow_handle_cd()
  x86/hvm: vmx: refactor cache disable mode data

 xen/arch/x86/hvm/hvm.c                  | 59 --------------------
 xen/arch/x86/hvm/vmx/vmx.c              | 73 +++++++++++++++++++++++--
 xen/arch/x86/include/asm/hvm/domain.h   |  6 --
 xen/arch/x86/include/asm/hvm/hvm.h      |  3 +
 xen/arch/x86/include/asm/hvm/support.h  |  2 -
 xen/arch/x86/include/asm/hvm/vcpu.h     |  3 -
 xen/arch/x86/include/asm/hvm/vmx/vmcs.h | 13 +++++
 xen/arch/x86/include/asm/mtrr.h         |  3 -
 xen/arch/x86/mm/shadow/multi.c          |  2 +-
 9 files changed, 85 insertions(+), 79 deletions(-)

-- 
2.34.1



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.