[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[RFC PATCH v6 26/43] altp2m: Add altp2m_set_vcpu_idx


  • To: <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: Rose Spangler <Rose.Spangler@xxxxxxxxxxxxxx>
  • Date: Mon, 20 Apr 2026 17:31:49 -0400
  • Arc-authentication-results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 40.93.20.101) smtp.rcpttodomain=amd.com smtp.mailfrom=elektrobit.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=elektrobit.com; dkim=pass (signature was verified) header.d=elektrobit.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=elektrobit.com] dmarc=[1,1,header.from=elektrobit.com])
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 213.95.148.172) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=elektrobit.com; dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=elektrobit.com; dkim=none (message not signed); arc=none (0)
  • Arc-message-signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=VwN6LjYBkj1+FSQXCFug5OOMEvPQdMZIPBr0As48NFk=; b=RTazfbEd/lTwFPfGyadETTXbfs1bV+rGe0FhmtVlSUNT7vejkKgEHk2BE2wS3PGHUNhY2gaegAyAKQwbMZXYmzG02xfZ1+0ADNWcTMNejGyGfBxfOwAEVqli9kZXyJK06aqpSZEI9DdeR4mSs09sWtBbTgIGK4AaS1bt4hIpQ0k/k+EVlBSvZHL9MINZzPgmtqt9gOptJsx3PawqWdYRt8i+v21oM2ZlfeXF2mnf5nowkuU5QAgWTZtUaG7ZNlfgcJ+kRs8hC6iKUChqaCV+KRPeRn+lal6fYkVpMAVFZXFppHkKgejqR/nuLQLEG/7rp7RBDkR7rJxfGlSJUb96oQ==
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=VwN6LjYBkj1+FSQXCFug5OOMEvPQdMZIPBr0As48NFk=; b=J8gL6fnarhg3iBqLcbQ/wcKSi/SNL7c0nBHYrVlIupRP6TcCzttUuNx5hqSLD+Rp5hmxGg3AjG1lAk6heFUmJdwqrKb3ovbZssXWQTPKDXWFBIUovq5lr7zhiNfvZWepb0x3wh9rzjNsZWDJj9eULKn2FXxU5N8GAHeM6d7N67OTWllQ1lBYlTwFaD7LqEF0qHkRV4B4A9IzAwFU63Me9bokssnj8qzfGWR97S/7djAl2PayNVk5EvS9vs+HI6gJzjnWSq6SJjcMgsV0NEei8Pbi2K+1EtbHm8eYEnaKLhzjHnop3GeFIHuGCMqmt1PshjMLwNH17oT+43lv9mwgpg==
  • Arc-seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=YABom5rJD70JrzzZcb8JZA98Qmss6TyupJYgErNShrHCC8hE0Qom4DcBT85MmJj45SO6sUXOaLUZldOIJty81MpqPuuIhMkYTPPVaSsWOLFlwcsWIQ3NTszWZ3uIFOWl+Kh9VgTMrkDq/MVyr/XiDjQth1T5sbFl8eQxX/v1OW/shIvppvLWezspeT8mFVWC0+gcESK1KYKtbL8CtDyfi2dpJ8tJY9OdSHe2oBiIPvtmau/8qnTiDL5Cz4Gp+3r4CbE/5s1E/htnDdsgK7KlmG4hJwOLgo7TI47o9cXkpFu/gsKKWL+gznM5J2etyp+LEdz1mKRES00dDccqtW+TVg==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=mqjQWC2h/0Thlvb9j7tl93KXKZFEL6SpD10W+gNt2G4mgnFUgDq1iDbzYwB4r/TwIsKKh2WNx9GBx2TcMWaNPj/FrNGFwAr2r5cEzFfq+AH0B6jJkzLTeXZs6wpR2Nbzm0SjP4ZgyTYEMAgeA5G/33plTggNyGJT+ke2j2piQ/d32ubAWkOsPL3OYHhhj4GEmKKzRshHAywAO3t5wPWZzL/TN9hLtJalM0QSHmgplq3iJyvJeVdbc0OywgCdQWyhpoLbb4chgCmp/jyGLNSOcwLN0Dqa/0AkY+pss7AB+PePQs1UT79Ia0dG9raBIes5OHUGVhbtAzgsW8KKYjLuXQ==
  • Authentication-results: eu.smtp.expurgate.cloud; dkim=pass header.s=selector1 header.d=elektrobit.com header.i="@elektrobit.com" header.h="From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck"; dkim=pass header.s=selector1 header.d=elektrobit.com header.i="@elektrobit.com" header.h="From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck"
  • Cc: Rose Spangler <Rose.Spangler@xxxxxxxxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Bertrand Marquis <bertrand.marquis@xxxxxxx>, Michal Orzel <michal.orzel@xxxxxxx>, "Volodymyr Babchuk" <Volodymyr_Babchuk@xxxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>, "Andrew Cooper" <andrew.cooper3@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Teddy Astie <teddy.astie@xxxxxxxxxx>
  • Delivery-date: Mon, 20 Apr 2026 21:33:29 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

This commit adds the altp2m_set_vcpu_idx function for both x86 and ARM.
Since the altp2m VCPU index is stored differently depending on which
architecture is used, the altp2m_set_vcpu_idx function makes it possible to
set this value in an architecture independent way for common code routines.

This is commit 3/4 of the altp2m_{get,set}_altp2m phase.

Signed-off-by: Rose Spangler <Rose.Spangler@xxxxxxxxxxxxxx>
---
v6: Introduced this patch.
---
 xen/arch/arm/include/asm/altp2m.h | 5 +++++
 xen/arch/x86/include/asm/altp2m.h | 5 +++++
 2 files changed, 10 insertions(+)

diff --git a/xen/arch/arm/include/asm/altp2m.h 
b/xen/arch/arm/include/asm/altp2m.h
index bc695018e62c..f001e022a213 100644
--- a/xen/arch/arm/include/asm/altp2m.h
+++ b/xen/arch/arm/include/asm/altp2m.h
@@ -29,6 +29,11 @@ static inline uint16_t altp2m_vcpu_idx(const struct vcpu *v)
     return v->arch.ap2m_idx;
 }
 
+static inline void altp2m_set_vcpu_idx(struct vcpu *v, unsigned int idx)
+{
+    v->arch.ap2m_idx = idx;
+}
+
 #else /* CONFIG_ALTP2M */
 
 static inline bool altp2m_supported(void)
diff --git a/xen/arch/x86/include/asm/altp2m.h 
b/xen/arch/x86/include/asm/altp2m.h
index a1b078783b3e..b3d348386a00 100644
--- a/xen/arch/x86/include/asm/altp2m.h
+++ b/xen/arch/x86/include/asm/altp2m.h
@@ -60,6 +60,11 @@ static inline uint16_t altp2m_vcpu_idx(const struct vcpu *v)
     return vcpu_altp2m(v).p2midx;
 }
 
+static inline void altp2m_set_vcpu_idx(struct vcpu *v, unsigned int idx)
+{
+    vcpu_altp2m(v).p2midx = idx;
+}
+
 /*
  * Alternate p2m: shadow p2m tables used for alternate memory views
  */
-- 
2.34.1




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.