[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH] CHANGELOG: add Arm and RISC-V entries for 4.22
- To: Oleksii Kurochko <oleksii.kurochko@xxxxxxxxx>
- From: Bertrand Marquis <Bertrand.Marquis@xxxxxxx>
- Date: Wed, 29 Jul 2026 06:43:13 +0000
- Accept-language: en-GB, en-US
- Arc-authentication-results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 4.158.2.129) smtp.rcpttodomain=gmail.com smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com])
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
- Arc-message-signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Kc2DpSiJQuW98VB2RMgvZbLFpx0hC99rJGFgFEP6Y4Y=; b=H8LHiBIH3L1bnd4Ylm/DW1qgjKyiSA1NNmoHz8qMQghFDW6MdXzlEDHs44Y5VcJ6bB/9CPCg1ti/xsJx8FAxqJvK7R/Iy5giE4XmBrxlGs2VSpRxD0UU4gb7g9NgfDZr3aZbo7TioA3h07uOsB5g5Snq3+y4gLfnnxCumFS2Ys7oU5kO9frlbxtVAaxREp9eQ3KlPNt9PyUsNpPGXIWnrjL4ZvIPRdG4OY03gR6c8XcwIdOHPz9btznQhmePxkZedwrzOgNYQrAGSe3BRDqPUXZzRts2pqgQ8F0ked+A8a6b8U2uuksvwKVxtw2Tgy65rx4+4Gc89s1bPDKpTrSfKw==
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Kc2DpSiJQuW98VB2RMgvZbLFpx0hC99rJGFgFEP6Y4Y=; b=gW/4OXn7Zt0xxlzCht3D4Wsys7/FtS2aLK6uKKOTns2qluU64nBKOo/P/TWEZcLs2lQh8pJClOPitUXC7AXahPCGwoklNGEffgWaJuaHUBpYqSaEzv32IPcFzof+Y+DJIBMklEMGrcB+bt5TstBRI4ntoiJ1yZODh3T3UmvJxsJ8RLdkkXJkkAqY1ag75n9vhzmMhWiYKVlSnBH+yuaTBq29ZtLj2idVh+6WFoJy+afUPdG6GTRu7na6xhXq9qaRPnJEzxRP732s8q+VZiVspXFgj/xz06tx5W837nLWD4o1Srmij4z/EYv96zqwY/YgcF6nt6rWBzkOWxHq0/i+GA==
- Arc-seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=QNramig3Rcrt8CroIkrHOgWy3Ny3WrIlNVjg7mZueutukuRZD1yQXNPFy3qdcjQpgxw8hTvxCx24/oZeIAiF3VYPVIras7buP0QaXBt/EbraPrMWuFKpVKOikMf2jzMYalE1vZrQl+v+Qk6lWjheHEPBuxnZGkHRKiEDK52SJDS3dSrZm3oqu+mksHP1AV7WJ9AdB8RZNU+yFtIO3Og78FuLrYp0vDIW07Qf/oxddKLXzUwrhqoarzpbFwda2moTHUtkAxTzf7Bu3Z7liv5ZL+tOpW2hBoG8tAXOkAoEhB0z9M9VTLnwzxUCShs/Lv7h9phM1H1liUxNDvrl5+S0GA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Kcwq5xso8pks+5Xrcacd37MeKcQFM5PAdvzSK19vdajn864IpprSr19DffL7ML9P5+rcbd9skodXZIqGk2aj4RTQzvyj1XbAs/6stSLXTePBi6FmVqaqCYVHtkJ4smwfxdikXJMDrTQ1e0e3PsLzlccE0CT3X0eLJbxLqZqhOhHvrwB/54/p6BNJBctucSIWF7KqnM3NDBI45AimvPNUGsRUSSgCtuPQN0m+GuGalliCqiFJlw2x9CvhAoreoMqSYXcqB+V6i7aEdIpOZ9f75R+5+XxzgKfkyEdx8ffXdVS6v692oe2uiSL/pV+yukf0aAMmJB+7AJg4QZmdx25Sfw==
- Authentication-results: eu.smtp.expurgate.cloud; dkim=pass header.s=selector1 header.d=arm.com header.i="@arm.com" header.h="From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck"; dkim=pass header.s=selector1 header.d=arm.com header.i="@arm.com" header.h="From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck"
- Authentication-results-original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Community Manager <community.manager@xxxxxxxxxxxxxx>, "committers @ xenproject . org" <committers@xxxxxxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, "Orzel, Michal" <michal.orzel@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>
- Delivery-date: Wed, 29 Jul 2026 06:44:32 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Nodisclaimer: true
- Thread-index: AQHdEs2bgCv+muPD6UKnmhJ7FnziuraEJWaA
- Thread-topic: [PATCH] CHANGELOG: add Arm and RISC-V entries for 4.22
Hi Oleksii,
It seems that this was missed.
> On 13 Jul 2026, at 15:43, Oleksii Kurochko <oleksii.kurochko@xxxxxxxxx> wrote:
>
> Signed-off-by: Oleksii Kurochko <oleksii.kurochko@xxxxxxxxx>
Reviewed-by: Bertrand Marquis <bertrand.marquis@xxxxxxx>
Cheers
Bertramd
> ---
> Changes in v2:
> - Address the comment from ML.
> - Reword second RISC-V's item.
> ---
> ---
> CHANGELOG.md | 9 +++++++++
> 1 file changed, 9 insertions(+)
>
> diff --git a/CHANGELOG.md b/CHANGELOG.md
> index 356be88351a9..4dca8359cd4a 100644
> --- a/CHANGELOG.md
> +++ b/CHANGELOG.md
> @@ -46,6 +46,15 @@ The format is based on [Keep a
> Changelog](https://keepachangelog.com/en/1.0.0/)
> - On Arm:
> - Support for guest suspend and resume to/from RAM via vPSCI.
> Applies only to non-hardware domain guests.
> + - Continued Armv8-R MPU enablement.
> + - Drop ThumbEE support.
> + - FF-A v1.2 support.
> +
> + - On RISC-V:
> + - SSTC extension support for Xen (not for guest yet).
> + - Introduce domain build helpers (CONFIG_DOMAIN_BUILD_HELPERS) which
> allows
> + to load Linux kernel, initrd and allocation related things forfor device
> + tree-based domains, laying the groundwork for guest boot support.
>
> ### Removed
> - On x86:
> --
> 2.54.0
>
>
|
