[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Xen-changelog] [xen-unstable] Although the "Intel Virtualization Technology FlexMigration


  • To: xen-changelog@xxxxxxxxxxxxxxxxxxx
  • From: Xen patchbot-unstable <patchbot@xxxxxxx>
  • Date: Tue, 07 Aug 2012 20:33:25 +0000
  • Delivery-date: Tue, 07 Aug 2012 20:33:35 +0000
  • List-id: "Change log for Mercurial \(receive only\)" <xen-changelog.lists.xen.org>

# HG changeset patch
# User Matt Wilson <msw@xxxxxxxxxx>
# Date 1344322193 -7200
# Node ID ca1db6da64e9a54cc6a5fc378dcdcea0a5715403
# Parent  a5f4efac996f030ba2f572b93ddbbcd1eff5ade7
Although the "Intel Virtualization Technology FlexMigration
Application Note" (http://www.intel.com/Assets/PDF/manual/323850.pdf)
does not document support for extended model 2H model DH (Intel Xeon
Processor E5 Family), empirical evidence shows that the same MSR
addresses can be used for cpuid masking as exdended model 2H model AH
(Intel Xen Processor E3-1200 Family).

Signed-off-by: Matt Wilson <msw@xxxxxxxxxx>
Acked-by: Nakajima, Jun <jun.nakajima@xxxxxxxxx>
Committed-by: Jan Beulich <jbeulich@xxxxxxxx>
---


diff -r a5f4efac996f -r ca1db6da64e9 xen/arch/x86/cpu/intel.c
--- a/xen/arch/x86/cpu/intel.c  Tue Aug 07 08:16:37 2012 +0200
+++ b/xen/arch/x86/cpu/intel.c  Tue Aug 07 08:49:53 2012 +0200
@@ -104,7 +104,7 @@ static void __devinit set_cpuidmask(cons
                        return;
                extra = "xsave ";
                break;
-       case 0x2a:
+       case 0x2a: case 0x2d:
                wrmsr(MSR_INTEL_CPUID1_FEATURE_MASK_V2,
                      opt_cpuid_mask_ecx,
                      opt_cpuid_mask_edx);

_______________________________________________
Xen-changelog mailing list
Xen-changelog@xxxxxxxxxxxxx
http://lists.xensource.com/xen-changelog


 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.