[Top] [All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Xen-devel] [V0 PATCH 0/2] AMD PVH domU support

To: boris.ostrovsky@xxxxxxxxxx, david.vrabel@xxxxxxxxxx
From: Mukesh Rathor <mukesh.rathor@xxxxxxxxxx>
Date: Wed, 20 Aug 2014 19:16:38 -0700
Cc: xen-devel@xxxxxxxxxxxxxxxxxxxx, linux-kernel@xxxxxxxxxxxxxxx
Delivery-date: Thu, 21 Aug 2014 02:17:27 +0000
List-id: Xen developer discussion <xen-devel.lists.xen.org>

Hi,

Here's first stab at AMD PVH domU support. Pretty much the only thing
needed is EFER bits set. Please review.

thanks,
Mukesh



_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxx
http://lists.xen.org/xen-devel

Follow-Ups:
- Re: [Xen-devel] [V0 PATCH 0/2] AMD PVH domU support
  - From: David Vrabel
- [Xen-devel] [V0 PATCH 2/2] AMD-PVH: set EFER.NX and EFER.SCE for secondary vcpus
  - From: Mukesh Rathor
- [Xen-devel] [V0 PATCH 1/2] AMD-PVH: set EFER.NX and EFER.SCE for the boot vcpu
  - From: Mukesh Rathor

Prev by Date: [Xen-devel] [PATCH 2/2] xen:i386:pc_piix: create isa bridge specific to IGD passthrough
Next by Date: [Xen-devel] [V0 PATCH 1/2] AMD-PVH: set EFER.NX and EFER.SCE for the boot vcpu
Previous by thread: [Xen-devel] [PATCH 0/2] qemu:xen: implement isa bridge specific to IGD passthrough
Next by thread: [Xen-devel] [V0 PATCH 1/2] AMD-PVH: set EFER.NX and EFER.SCE for the boot vcpu
Index(es):
- Date
- Thread

Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.