Re: [Xen-devel] [PATCH v3 0/2] Add support for Xilinx ZynqMP SoC

["Edgar E. Iglesias" <edgar.iglesias@xxxxxxxxx>]

On Tue, Mar 10, 2015 at 11:30:10AM +0000, Julien Grall wrote:
> Hello Edgar,
> 
> Thank you for adding support of the ZynqMP.
> 
> On 10/03/15 02:49, Edgar E. Iglesias wrote:
> > From: "Edgar E. Iglesias" <edgar.iglesias@xxxxxxxxxx>
> > 
> > Adds support for the Cadence UART in Xilinx ZynqMP. The
> > rest of the ZynqMP platform is discovered via device-tree.
> 
> Did you make sure that the default grant table range (0xb0000000 -
> 0xb0020000) don't overlap with an hardware region?

No I didn't, thanks for pointing that out. I need to move these to
another address.

So now I'm back to needing platform specific code. Long term,
Maybe it would make sense making the grant table range somehow
configurable via DT?

Anyway, I'll send a v4 with the platform code to move the gnt
into a reserved area in the memory map.

Thanks,
Edgar


> 
> Regards,
> 
> -- 
> Julien Grall

_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxx
http://lists.xen.org/xen-devel