[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Xen-devel] [PATCH 0/2] x86: port self-snoop related patches from Linux
- To: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Jan Beulich <JBeulich@xxxxxxxx>
- Date: Thu, 18 Jul 2019 12:02:06 +0000
- Accept-language: en-US
- Arc-authentication-results: i=1; mx.microsoft.com 1;spf=pass smtp.mailfrom=suse.com;dmarc=pass action=none header.from=suse.com;dkim=pass header.d=suse.com;arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=o7Fahs33I7eWZ5xhaETOj2uwvsx5JyU/d88qFO8+lz0=; b=KKh99Mpp/GYHCQvITS8fM5PR5qSx/6kG+qSQ+mZD0E4+BlJnbARw706+PLiMhrwQGXemR4N0awHB33wZGhoSXUG93Q9yeMuNVrSMNROICp4yo1TBpnm9nEu88ZfUqhqy4+C1ZqbcWcqYTUZhqJQGwUtuYd8GJueRgR0dPE7mrHLi3yaICosoTvyTOqdyy4v/vkvgaSckMwKPjvk30FqwfSt6+vo5T1Mot6oFqMS/JK83o5salZFSfE0BfLkdqpqAgwxd2i9UjvrI0WkggT8PfGz5MfNl7uJpDEH/bMLUA48UolheCYN9b/uhp+HxdBE4Z55bSf/pvesVh4YVB6ZqpA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=VtqoT/joegEtzCn+Gsz/FuUTIzYij9PL8RZc2JXuwfyrSvVnzi/7fKs39/c6yHF1CGPNlSqmR1+tCszwdQBpyo7EhCuD+rab7+jqFJcBDl590+J+Pu/E1beTuLNwTM0LsXXzXB4XTrl5Hu26byeebhr7PdjU/SyP+/lklURYq/ViXc/uipFCzQ3rKYUyDb0KdeQBso5tDNU4Ncq0YXvwATasFlmkhEU/dxdK/PakzhBLka6vBTimYEFgPRxIcw0gBd2pjeSI2PTIrCwKRjlU7BrFMw0bpoi4+w8NxhhIjOcZe0FUNCScXQ3jBFK6LsWGZnYArg81bPuzUeTszz9vWw==
- Authentication-results: spf=none (sender IP is ) smtp.mailfrom=JBeulich@xxxxxxxx;
- Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Delivery-date: Thu, 18 Jul 2019 12:02:55 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Thread-index: AQHVPWCeOVbFKPQYpUu9z2i8gnFCCg==
- Thread-topic: [PATCH 0/2] x86: port self-snoop related patches from Linux
Andrew had spotted these going in there, and we clearly want them
too.
1: x86/cpu/intel: Clear cache self-snoop capability in CPUs with known errata
2: x86/mtrr: Skip cache flushes on CPUs with cache self-snooping
Jan
_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxxx
https://lists.xenproject.org/mailman/listinfo/xen-devel
|
