[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v2 3/4] arm: add ISAR2, MMFR0 and MMFR1 fields in cpufeature
- To: Stefano Stabellini <sstabellini@xxxxxxxxxx>
- From: Bertrand Marquis <Bertrand.Marquis@xxxxxxx>
- Date: Mon, 6 Jun 2022 09:39:23 +0000
- Accept-language: en-GB, en-US
- Arc-authentication-results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com])
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
- Arc-message-signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ONp9U4zHjzYZ57SmjD3yLd0d6EF2VRvkTdag3n8mqy8=; b=U+KnIabnAT7zdRjL07lRCywsiso5GUW38qdAbVaccb+xfRpKz9kYOysCY3nV9RNdSWP8u8cCokwSY3/CfLKY+y6SbFdHsiVLtw0wAFNlPEKnUQ69JMe3X8/9IAeE4pLPPOM/2z3XSdQHJHvS9mNRY7RLvlfpl6JN801f5wtiGQijON8rIICn8evtOqSMQxrrHbcPhRlQn84oeY9b/0Qv3zjeIjrAW5cpSN6OqiSX8TsuKhN/eAsIvH65QHE7hD3ccFcCvHETSTRPN6ZhQYc+a2sxbZZziNVVnT86UMMCBek3745o15G8Kp7rvUq9EL9bhHbshqEfAKpPW+NQHeJTdA==
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ONp9U4zHjzYZ57SmjD3yLd0d6EF2VRvkTdag3n8mqy8=; b=FBYzU3Zu9slvhQNoHW9LH9eYfa8uRE/tD1iuezPt+oJCUxJHCr0gqSzKJhNI0gehHAvjTk7eEKr2e2amsj+dksuC4hhNBC8Y0ZnIjxlV7gqX7NxBEfiGgutzb+dMTML9gfImp/6RxpM2F0Eoq0fkZzporY+ZosVDyeGt3an4X+tADgSbo8t5hRorz9mqtCr0h6hVJnU2rTmxRJ/RLfcdmRe5rZ0mX0hgn8hKQ0t/EjW/X6A2rns+KzKTMceLY8w9ciuvGG22aWsdH7M0pTrBTyiqUhnqnUkik7D4/gv7t2UkXn+9Tza0UpZlLFGlSq8G7rtoTBUj2+6gD9YXItaTdg==
- Arc-seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=RytXc5vdmD8zrca6CG4UpLAV93kCNwvvM9dFm8vZUQsX+Vq3NBybo9bnJhS6Ia+DClDcb0Sl8HGm5Xn/74sqdBukrmM05PKTzZcVjYBp7VtJsGL3RsE0PpygTXSHY0XiihkrftnHPl0ZiEZDyDZr+e/l7GcNYUmaRF5sf+8AeYydnpUFeHJKEVVdye274hEMzqgtkl3dn9kQJFhjU66K+CJZL5GTq5xfydqIEl63m7TmQTt2uR9QXOqLLbvX+rONWWKfcIxNs0RYzYk1tzIetPBSQZC4UImUM1c+cc2+7iZT0kO0b28pjN4D2FmPTKvFFySOakKvILcIgYM4mLwQWA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=MA7rftDGnvm+i5/jTW0NSj/d4a3T6jNCx8iRQLono35Q5UowO8MOubUJhe855mPwcLKeOzardC+7rxPaDY8GA3vlusmzG542vHS5erl5BFWtXnuk6xyczU9RG9Vyz2xgaocg8Dh4Sqn/BjQl3/o8pgKtjH26k2mBoFwgEE8Ss1tCq3JitjCr1oxov7auEu5w16J5LhOOQZp0Z3Ro3L5DWwXWYzYaP+x4bpcQRkZiTbw7XzfOI03YeY9EVPkT+VVS1xe4UOkOr69CPpuNZN4+zfaRWnFllIdQggByQGMIzBxpDrHgssbajnGeLtNO+nFbJtj95aMw2tG+Bc1vS/zONA==
- Authentication-results-original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
- Delivery-date: Mon, 06 Jun 2022 09:39:48 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Nodisclaimer: true
- Original-authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Thread-index: AQHYdNtPuqCIYoKAP0q4q0ryuoAsQK083KqAgAVMOoA=
- Thread-topic: [PATCH v2 3/4] arm: add ISAR2, MMFR0 and MMFR1 fields in cpufeature
Hi Stefano,
> On 3 Jun 2022, at 02:45, Stefano Stabellini <sstabellini@xxxxxxxxxx> wrote:
>
> On Tue, 31 May 2022, Bertrand Marquis wrote:
>> Complete AA64ISAR2 and AA64MMFR[0-1] with more fields.
>> While there add a comment for MMFR bitfields as for other registers in
>> the cpuinfo structure definition.
>>
>> Signed-off-by: Bertrand Marquis <bertrand.marquis@xxxxxxx>
>> ---
>> Changes in v2:
>> - patch introduced to isolate changes in cpufeature.h
>> - complete MMFR0 and ISAR2 to sync with sysregs.h status
>> ---
>> xen/arch/arm/include/asm/cpufeature.h | 28 ++++++++++++++++++++++-----
>> 1 file changed, 23 insertions(+), 5 deletions(-)
>>
>> diff --git a/xen/arch/arm/include/asm/cpufeature.h
>> b/xen/arch/arm/include/asm/cpufeature.h
>> index 9649a7afee..57eb6773d3 100644
>> --- a/xen/arch/arm/include/asm/cpufeature.h
>> +++ b/xen/arch/arm/include/asm/cpufeature.h
>> @@ -234,6 +234,7 @@ struct cpuinfo_arm {
>> union {
>> register_t bits[3];
>> struct {
>> + /* MMFR0 */
>> unsigned long pa_range:4;
>> unsigned long asid_bits:4;
>> unsigned long bigend:4;
>> @@ -242,18 +243,31 @@ struct cpuinfo_arm {
>> unsigned long tgranule_16K:4;
>> unsigned long tgranule_64K:4;
>> unsigned long tgranule_4K:4;
>> - unsigned long __res0:32;
>> -
>> + unsigned long tgranule_16k_2:4;
>> + unsigned long tgranule_64k_2:4;
>> + unsigned long tgranule_4k:4;
>
> Should be tgranule_4k_2:4
Right I will fix that.
>
>
>> + unsigned long exs:4;
>> + unsigned long __res0:8;
>> + unsigned long fgt:4;
>> + unsigned long ecv:4;
>> +
>> + /* MMFR1 */
>> unsigned long hafdbs:4;
>> unsigned long vmid_bits:4;
>> unsigned long vh:4;
>> unsigned long hpds:4;
>> unsigned long lo:4;
>> unsigned long pan:4;
>> - unsigned long __res1:8;
>> - unsigned long __res2:28;
>> + unsigned long specsei:4;
>> + unsigned long xnx:4;
>> + unsigned long twed:4;
>> + unsigned long ets:4;
>> + unsigned long __res1:4;
>
> hcx?
>
>
>> + unsigned long afp:4;
>> + unsigned long __res2:12;
>
> ntlbpa
> tidcp1
> cmow
>
>> unsigned long ecbhb:4;
>
> Strangely enough I am looking at DDI0487H and ecbhb is not there
> (D13.2.65). Am I looking at the wrong location?
Right now I declared here only the values which have a corresponding
declaration in sysregs.h
If I add more fields here we will not be in sync with it anymore.
And on ecbhb it will be in the next revision of the manual yes.
>
>
>> + /* MMFR2 */
>> unsigned long __res3:64;
>> };
>> } mm64;
>> @@ -297,7 +311,11 @@ struct cpuinfo_arm {
>> unsigned long __res2:8;
>>
>> /* ISAR2 */
>> - unsigned long __res3:28;
>> + unsigned long wfxt:4;
>> + unsigned long rpres:4;
>> + unsigned long gpa3:4;
>> + unsigned long apa3:4;
>> + unsigned long __res3:12;
>
> mops
> bc
> pac_frac
>
>
>> unsigned long clearbhb:4;
>
> And again this is not described at D13.2.63. Probably the bhb stuff
> didn't make it into the ARM ARM yet.
As said before, are you ok with only adding stuff declared in sysregs
to make it simpler to sync with Linux ?
Cheers
Bertrand
>
>
>>
>> unsigned long __res4:32;
>> --
>> 2.25.1
|