[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH] x86/spec-ctrl: More MSR_ARCH_CAPS enumerations
- To: Andrew Cooper <Andrew.Cooper3@xxxxxxxxxx>
- From: Jan Beulich <jbeulich@xxxxxxxx>
- Date: Mon, 13 Jun 2022 09:46:29 +0200
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=F7tz5xuW8I1j3GLOBSSfTerng/GIhbPDlEO0t5+dQjo=; b=RCHFSJ9Oh6u1xcEk1cLXN/kGY3pKyawh9zOBS6nNwviTOkeCUFLG6sT9U7PX6Ew74ssHpCShITsaYMOb2wL30RSP6rjFebtmXakr8koShwXj2DoSPiA1qbKp/65f2JyE4ee53UTz24tYwm+dyiaDbX4fjMVrlI50F4BYU0+rCEj1orokwa57Tsuo8anO4qCk1xAqTq25F7YlnZy3YlzqyaJLPqhi39I/ohMZXBzkVAtgamxQ5bj+Df7K+ieujnuKlKdt0TRMX1DgZLJM2EKO1ljLc11KFd47MFyQ8HCPiwKTnOm3u+2Brh8Wg3q8v11O/52ItJScN2qLSYEvV/bZqg==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=dkBJwd9OjNHyTvHTiSfDPQ25pS/FzSxthM3kqwc+r9DRnuxhdxMCsiAq9nFsCWxBeRWZJhb9Ne+ET7pl5BiK2SUmg3Qbih9dj8FAp+8Mhk+iNa4paayT7cCEo40wqPf2iSGxME2KY9TKHVEvkC6V/j2Rx/haGtL8KKNnVe3dACbrWDz2APCxFSl316xKNLbvS/id6J6VaWktg3PBDjITKBVxyXKPedCAPlpfByOCcT/QN5/qGfoBFtFNHbc85v+l8x9JgaihmcmjD+7lTIzi6SAPEyIjL8Ko5EBz0k1bAad6b0X6LPZKOF3fKL79ZqeJfQQebFy3811W0XgtIA9OSQ==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
- Cc: Roger Pau Monne <roger.pau@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- Delivery-date: Mon, 13 Jun 2022 07:46:37 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 10.06.2022 19:13, Andrew Cooper wrote:
> On 10/06/2022 17:00, Andrew Cooper wrote:
>> https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/best-practices/data-operand-independent-timing-isa-guidance.html
>> https://www.intel.com/content/www/us/en/developer/articles/technical/software-security-guidance/advisory-guidance/running-average-power-limit-energy-reporting.html
>>
>> Signed-off-by: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
>> ---
>> CC: Jan Beulich <JBeulich@xxxxxxxx>
>> CC: Roger Pau Monné <roger.pau@xxxxxxxxxx>
>> CC: Wei Liu <wl@xxxxxxx>
>>
>> The SDM also lists
>>
>> #define ARCH_CAPS_OVERCLOCKING_STATUS (_AC(1, ULL) << 23)
>>
>> but I've got no idea what this is, nor the index of MSR_OVERCLOCKING_STATUS
>> which is the thing allegedly enumerated by this.
>
>
> Found it. There's an OVER{C}CLOCKING typo in the SDM. It's MSR 0x195
> and new in AlderLake it seems.
With or without bits for it added
Reviewed-by: Jan Beulich <jbeulich@xxxxxxxx>
I'd like to note though that I can't spot such a spelling mistake in version
077 of the SDM (vol 4).
Jan
|
