[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v2] Subject: x86/PAT: Report PAT on CPUs that support PAT without MTRR
- To: Chuck Zmudzinski <brchuckz@xxxxxxxxxxxx>
- From: Jan Beulich <jbeulich@xxxxxxxx>
- Date: Mon, 18 Jul 2022 08:07:56 +0200
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=1IXuJHho9OSOXl7UV/zLebNmFWmzinEovfcnOoaOWdg=; b=E3rE0F3WSLSYgPteSKr1Xg4uEOw/Tp6UZ/Oi1Q0bTKs/NGyDj9XPKgx0r7Rth77WY6WxBTgnK1vSx9W+Y1xvSJUXXjFZUUnTkNfGKD40GlWTjVSl2ggiMkYhhE/TtbmDiQy8UpvOC/aFhi8gp08z7omG6PczezOpxHRTZu5QZrc+v+ps9LsrA1TYH+yaBBgoN7iCPbIgbGAFgqPoCnvK8NBav5ZuOUVDiXnBDLfvGl7ut8UXv/TB5rDBkXzV3fRHmwr/7Obb8Cn4LmWx6QHEMC0iiZ+dxV5Yy2q4m1t4wYOMbk77ccuRiV9GSM+KIHqxcujBc59vMnaGP02FCUOn5w==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ETYOJfMeDxXpPQEfRSnLKM4quMgV14NEImj3h+j9Gbp3N+t+uiRmEHQscelc9vpREj0j+G4e2VLCut+qyaNi7BV53OcyJwJknnm58IA5H63NmZ732JF0zQTman9SEMeheZ5jGXfWJJcwCyw/h0p2Gn2tHokVVhBZOGeXsSPdf9O0Vh3UHLZR+BMV63BWn8xUyDOhxKhVK+awqOre0cFvmq16HIo8KbWzYwWGE3aFsQMOee/aBelwtsnc4pKHnUnNc+6EdvxtZRolUOjU44+HOleK68vSG8PeNeGaRL6A+K6WvHLj1yXuos32jr0zAnF0zItCxyOnUCRNsidl4hXczg==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
- Cc: Dave Hansen <dave.hansen@xxxxxxxxxxxxxxx>, Andy Lutomirski <luto@xxxxxxxxxx>, Peter Zijlstra <peterz@xxxxxxxxxxxxx>, Thomas Gleixner <tglx@xxxxxxxxxxxxx>, Ingo Molnar <mingo@xxxxxxxxxx>, Borislav Petkov <bp@xxxxxxxxx>, x86@xxxxxxxxxx, "H. Peter Anvin" <hpa@xxxxxxxxx>, Dan Williams <dan.j.williams@xxxxxxxxx>, "Kirill A. Shutemov" <kirill.shutemov@xxxxxxxxxxxxxxx>, Tom Lendacky <thomas.lendacky@xxxxxxx>, Jane Chu <jane.chu@xxxxxxxxxx>, Tianyu Lan <Tianyu.Lan@xxxxxxxxxxxxx>, Randy Dunlap <rdunlap@xxxxxxxxxxxxx>, Sean Christopherson <seanjc@xxxxxxxxxx>, Juergen Gross <jgross@xxxxxxxx>, xen-devel@xxxxxxxxxxxxxxxxxxxx, stable@xxxxxxxxxxxxxxx, Thorsten Leemhuis <regressions@xxxxxxxxxxxxx>, linux-kernel@xxxxxxxxxxxxxxx
- Delivery-date: Mon, 18 Jul 2022 06:08:19 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 15.07.2022 21:53, Chuck Zmudzinski wrote:
> Two things I see here in my efforts to get a patch to fix this regression:
>
> 1. Does Xen have plans to give Linux running in Dom0 write-access to the
> PAT MSR?
No, as this is not technically feasible (all physical CPUs should run
with the same value in the MSR, or else other issues arise).
> 2. Does Xen have plans to expose MTRRs to Linux running in Dom0?
Yen does expose MTRRs to PV Dom0, but via a hypercall mechanism. I
don't think there are plans on the Xen side to support the MSR
interface (and hence to expose the CPUID bit), and iirc there are
no plans on the Linux side to use the MTRR interface. This also
wouldn't really make sense anymore now that it has become quite
clear that Linux wants to have PAT working without depending on
MTRR.
Jan
|
