[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
RE: [PATCH 2/3] CHANGELOG: Add missing entries for work during the 4.17 release
- To: Jan Beulich <jbeulich@xxxxxxxx>
- From: Henry Wang <Henry.Wang@xxxxxxx>
- Date: Fri, 11 Nov 2022 13:58:13 +0000
- Accept-language: zh-CN, en-US
- Arc-authentication-results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com])
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
- Arc-message-signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=kxgM71bdUWDiIaORyQCjR1xnPaHpLLNXjJNEsaJFXEA=; b=j36Eh0eNZ+UGQbA/5NWIZkJvFmJ0ehfUnG5RKPa72fx6+qedu5eQnDBcWOQtXC1yzjOFQJXh4l7zawyWZXSvpF6Y9jTWXYIOlwWurR7onNLzpIq/Cyv0HN3sIbda7uSkN/kc15z8vZDxOsVQYOZX/pYREs79WUjB3f/ln/u4aARPPq1aXfkmU5j/FUtshAYAuOVL7eoQqLVni4joLShTi1r9dOo3ui5xszMCw2BKGd99PR1oS9CugwW9411eJ2GZZM6iJDe+EKc+FvtXAF3bRPif2p5mdmRehKf4tpY7AzDsnwLtPOiujAuY3l7fNwag9lBDGGIwvXREeRc56WRuDg==
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=kxgM71bdUWDiIaORyQCjR1xnPaHpLLNXjJNEsaJFXEA=; b=NbffnxFzB6WzYdWAebdAkAYU+3WwksBRlGEVitSXDqx5ZQD6RtmJV2kA3U+uYvKPaP7F1Ch0uWGHNtPWFEFem3xpZhwM6hlgcxYwgkAJOywW4Ko5ssohUULc3+J6M4O/qbKjOME5L/QiGGavrH/MMOkhjFnL4f6+5cPZsw9PqNFo/ojCCxFZ4zf5dnR9yZD8VwUlPbVmgcayIDVQ+JDfTUZHcN4J4BOJLZtKUP1lCpFQzJqDPaMmLPNEz3NSYMID/Xhs5pAkI3zgs3lmdcPb+IWUSBy85i23mBPUK/J1wET9wy17CamJMn0SIV3UbEDTnFgSSL10TC9jWLGSRxHFCg==
- Arc-seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=iv3NcsxYsA1YcoeA/4oLtp2DQvO3N13+yDIrMS/28kzZGou1/8+9sMhYrGWXRvKc8DkD9G3bowPy6wKEAguqfW082A8JVXAw4PtDVKsZos6xfG+iC15MXe/XC2nBQ3uiwzCavw2/Z+iQiiYjqvlRZRGkNEfErGKJhy/X6/8aDWIfkqWAB0CqBfXAGFFbFNqCpav4xdCuM1UZDCFP7hmHsS/iZRHIvhWnNiBeGfVMHaGi1nlBLjDXKlOXCmZbGkhPCnFoSoc+deiIHyxxmiQ2Qy6QmHACTWW0ipnpobtBGef8lWG9G/jt4eEtuNt1XmEmZbpr2AsAIfRmdWsPOkrLqA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=N9iR2xoF7XKAAGzePg6vVoUV20eyTRJT15jtPfJFyUozjbbqPDUvhhcLOv+6sYvLpeusocEEGMuwY13XlaQxQKlaMbS0Nhm4TwB7uC5C4e9AsYWR65OqT+gS6aWHl8UXLE9ziFgRBMZuWjPLElYsAE8pQgM+vC+qK3MMEAUJESEqW/tOF61A3vqCEC4w9wu/qKCbN/HrM3d5VwHhWpXjW8nvbTs/9lbf9WT2OgP1BEJG5ak/tDgQj5665x8gmqE5n1vR9EBADf2l2clYWOSLVL+/0nSPfBJFqvWA5g+kH3Pmjk4me0CfYVZ/5UE9zhDGsJE4TpNcBVVMSb8io0K/DA==
- Authentication-results-original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- Delivery-date: Fri, 11 Nov 2022 13:58:30 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Nodisclaimer: true
- Original-authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Thread-index: AQHY9cAA3X9w+pjMxES5dLMt0fkbDa45tnoAgAABRRA=
- Thread-topic: [PATCH 2/3] CHANGELOG: Add missing entries for work during the 4.17 release
Hi Jan,
> -----Original Message-----
> Subject: Re: [PATCH 2/3] CHANGELOG: Add missing entries for work during
> the 4.17 release
>
> (reducing the Cc list to just xen-devel@)
Thanks for doing this :) I was just not sure who would be interested in the
series.
>
> On 11.11.2022 12:22, Henry Wang wrote:
> > ### Added / support upgraded
> > + - Out-of-tree builds for the hypervisor now supported.
> > + - The project has officially adopted 4 directives and 24 rules of MISRA-C,
> > + added MISRA-C checker build integration, and defined how to document
> > + deviations.
> > - IOMMU superpage support on x86, affecting PV guests as well as
> HVM/PVH ones
> > when they don't share page tables with the CPU (HAP / EPT / NPT).
> > - - Support VIRT_SSBD feature for HVM guests on AMD.
> > + - Support VIRT_SSBD feature for HVM guests on AMD and
> MSR_SPEC_CTRL feature for
> > + SVM guests.
> > + - Improved TSC, CPU frequency calibration and APIC on x86.
>
> Maybe better "Improved TSC, CPU, and APIC clock frequency calibration on
> x86"?
Thanks for your feedback for this and my previous email. They are really
useful.
Yes of course, I guess I misunderstood the original series and thought
there is another improvement for the APIC.
>
> > + - Improved support for CET Indirect Branch Tracking on x86.
> > + - Improved mwait-idle support for SPR and ADL on x86.
>
> SPR and ADL support is new in the driver, not improved.
I will correct this in V2.
Another question for adding another entry for x86 that worth to
brag about a little bit: I did another dig into patchwork and found that
this [1] might be a good candidate. IIUC __ro_after_init is a good
feature that both x86 and Arm have leveraged in different level today,
so probably the __ro_after_init might worth an entry in CHANGELOG.
However I saw your comments in [1] so I am not really sure if you are
happy with that, maybe we need to change the wording a little bit to
remove your concern? Would you mind sharing some thoughts?
Thanks!
[1]
https://patchwork.kernel.org/project/xen-devel/patch/20220309123936.16991-3-andrew.cooper3@xxxxxxxxxx/
Kind regards,
Henry
>
> Jan
|
